{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T16:07:49Z","timestamp":1775146069121,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2008,9,1]],"date-time":"2008-09-01T00:00:00Z","timestamp":1220227200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/jssc.2008.2001934","type":"journal-article","created":{"date-parts":[[2008,9,18]],"date-time":"2008-09-18T18:03:45Z","timestamp":1221761025000},"page":"2120-2133","source":"Crossref","is-referenced-by-count":127,"title":["Design and Comparison of Three 20-Gb\/s Backplane Transceivers for Duobinary, PAM4, and NRZ Data"],"prefix":"10.1109","volume":"43","author":[{"given":"Jri","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Shuan","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huai-De","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"102","article-title":"A 20-Gb\/s duobinary transceiver in 90-nm CMOS","author":"lee","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"72","article-title":"A 25 Gb\/s PAM4 transmitter in 90-nm CMOS SOI","author":"menolfi","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","author":"razavi","year":"2002","journal-title":"Design of Integrated Circuits for Optical Communications"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870898"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818575"},{"key":"ref4","first-page":"70","article-title":"12 Gb\/s duobinary signaling with $\\times\\,$2 oversampled edge equalization","author":"yamaguchi","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2004.839326"},{"key":"ref6","author":"stremler","year":"1990","journal-title":"Introduction to Communication System"},{"key":"ref5","author":"sinsky","year":"0","journal-title":"10 Gb\/s duobinary signaling over electrical backplanes–Experimental results and discussion"},{"key":"ref8","author":"shankar","year":"0","journal-title":"Duobinary modulation for optical systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:19710089"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.1963.6373379"},{"key":"ref1","year":"0","journal-title":"100 Gigabit Ethernet Forum - 100G Ethernet Forum"},{"key":"ref9","first-page":"432","article-title":"A 75-GHz PLL in 90-nm CMOS","author":"lee","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4625985\/04626011.pdf?arnumber=4626011","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:23Z","timestamp":1638217703000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4626011\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":14,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2008.2001934","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2008,9]]}}}