{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:12:56Z","timestamp":1761894776299},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2008,10,1]],"date-time":"2008-10-01T00:00:00Z","timestamp":1222819200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/jssc.2008.2004331","type":"journal-article","created":{"date-parts":[[2008,10,7]],"date-time":"2008-10-07T18:48:22Z","timestamp":1223405302000},"page":"2322-2337","source":"Crossref","is-referenced-by-count":67,"title":["A Low-Power Fully Implantable 15-Channel Retinal Stimulator Chip"],"prefix":"10.1109","volume":"43","author":[{"given":"Luke S.","family":"Theogarajan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"337","article-title":"bias current generators with wide dynamic range","volume":"1","author":"delbruck","year":"2004","journal-title":"Proc ISCAS 2004"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.278348"},{"key":"ref15","author":"sentovich","year":"1992","journal-title":"?SIS A system for sequential circuit synthesis ?"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2002.805487"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/10.2122"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/10.102812"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/10.126616"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1167\/iovs.02-0819"},{"key":"ref4","author":"mead","year":"1989","journal-title":"Analog VLSI and Neural Systems"},{"key":"ref27","author":"kelly","year":"2007","journal-title":"Personal communication"},{"key":"ref3","author":"johns","year":"1997","journal-title":"Analog Circuit Design"},{"key":"ref6","author":"theogarajan","year":"2007","journal-title":"Supramolecular architectures for neural prostheses"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNSRE.2005.848687"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/82.659465"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052715"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.871327"},{"key":"ref2","year":"1999"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el:20000542"},{"key":"ref1","first-page":"99","article-title":"minimally invasive retinal prosthesis","author":"theogarajan","year":"2006","journal-title":"IEEE ISSCC 2006 Dig Tech Papers"},{"key":"ref20","author":"gray","year":"2001","journal-title":"Analysis and Design of Analog Integrated Circuits"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.257"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.817264"},{"key":"ref24","article-title":"testing and qualification of the boston retinal implant chip","author":"swider","year":"2006","journal-title":"Invest Ophthalmol Vis Sci"},{"key":"ref23","article-title":"development of retinal implant driver software for the retinal implant project","author":"drohan","year":"2006","journal-title":"Invest Ophthalmol Vis Sci"},{"key":"ref26","author":"bard","year":"2000","journal-title":"Electrochemical Methods Fundamentals and Applications"},{"key":"ref25","article-title":"development of a telemetry system for the boston retinal implant","author":"kelly","year":"2006","journal-title":"Invest Ophthalmol Vis Sci"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4639523\/04639536.pdf?arnumber=4639536","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:24Z","timestamp":1638217704000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4639536\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":29,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2008.2004331","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2008,10]]}}}