{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T19:46:46Z","timestamp":1694634406821},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2008,11,1]],"date-time":"2008-11-01T00:00:00Z","timestamp":1225497600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/jssc.2008.2004528","type":"journal-article","created":{"date-parts":[[2008,11,26]],"date-time":"2008-11-26T14:48:46Z","timestamp":1227710926000},"page":"2390-2395","source":"Crossref","is-referenced-by-count":6,"title":["Backgate Bias Accelerator for sub-100 ns Sleep-to-Active Modes Transition Time"],"prefix":"10.1109","volume":"43","author":[{"given":"David","family":"Levacq","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Makoto","family":"Takamiya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takayasu","family":"Sakurai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419245"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870796"},{"key":"ref6","first-page":"270","article-title":"1.1 v 1 ghz communications router with on-chip body bias in 150 nm cmos","author":"narendra","year":"2002","journal-title":"IEEE ISSCC Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2004.1345409"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.882882"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425689"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4685413\/04685419.pdf?arnumber=4685419","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:24Z","timestamp":1638217704000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4685419\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":8,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2008.2004528","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2008,11]]}}}