{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T11:28:05Z","timestamp":1777548485875,"version":"3.51.4"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2008,11,1]],"date-time":"2008-11-01T00:00:00Z","timestamp":1225497600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/jssc.2008.2005813","type":"journal-article","created":{"date-parts":[[2008,11,26]],"date-time":"2008-11-26T14:48:46Z","timestamp":1227710926000},"page":"2524-2532","source":"Crossref","is-referenced-by-count":11,"title":["Low-Power Dynamic Memory Word Line Decoding for Static Random Access Memories"],"prefix":"10.1109","volume":"43","author":[{"given":"Giby","family":"Samson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nagaraj","family":"Ananthapadmanabhan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sayeed A.","family":"Badrudduza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lawrence T.","family":"Clark","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845971"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.994983"},{"key":"ref13","author":"weste","year":"2005","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","author":"ito","year":"2001","journal-title":"VLSI Memory Chip Design"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954743"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268896"},{"key":"ref19","first-page":"208","article-title":"compiler-directed instruction cache leakage optimization","author":"zhang","year":"2002","journal-title":"Proc MICRO-35"},{"key":"ref4","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.993111"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.726553"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.726555"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.953479"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.499732"},{"key":"ref1","year":"0","journal-title":"International Roadmap for Semiconductors"},{"key":"ref9","first-page":"1","article-title":"mos scaling: transistor challenges for the 21st century","volume":"q3","author":"thompson","year":"1998","journal-title":"Intel Technology J"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/92.845897"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4685413\/04685421.pdf?arnumber=4685421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:25Z","timestamp":1638217705000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4685421\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":20,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2008.2005813","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2008,11]]}}}