{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:21:03Z","timestamp":1782969663914,"version":"3.54.5"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2008,11,1]],"date-time":"2008-11-01T00:00:00Z","timestamp":1225497600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/jssc.2008.2005814","type":"journal-article","created":{"date-parts":[[2008,11,26]],"date-time":"2008-11-26T14:48:46Z","timestamp":1227710926000},"page":"2514-2523","source":"Crossref","is-referenced-by-count":34,"title":["Techniques to Extend Canary-Based Standby $V_{DD}$ Scaling for SRAMs to 45 nm and Beyond"],"prefix":"10.1109","volume":"43","author":[{"given":"Jiajing","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Benton Highsmith","family":"Calhoun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283650"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1145\/313817.313937","article-title":"Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC's","author":"keshavarzi","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2007.4342378"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832930"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349307"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2007.4430327"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405675"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364490"},{"key":"ref1","first-page":"315","article-title":"high-performance, low-power, and leakage-tolerance challenges for sub-70 nm microprocessor circuits","author":"krishnamurthy","year":"2002","journal-title":"Proc Eur Solid-State Circuit Conf (ESSCIRC)"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4685413\/04685425.pdf?arnumber=4685425","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:25Z","timestamp":1638217705000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4685425\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":11,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2008.2005814","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2008,11]]}}}