{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:33:53Z","timestamp":1772206433647,"version":"3.50.1"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2008,12,1]],"date-time":"2008-12-01T00:00:00Z","timestamp":1228089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2008,12]]},"DOI":"10.1109\/jssc.2008.2006229","type":"journal-article","created":{"date-parts":[[2008,12,17]],"date-time":"2008-12-17T20:12:38Z","timestamp":1229544758000},"page":"2921-2928","source":"Crossref","is-referenced-by-count":25,"title":["A 10.3 Gb\/s Burst-Mode CDR Using a \u0394\u03a3 DAC"],"prefix":"10.1109","volume":"43","author":[{"given":"J.","family":"Terada","sequence":"first","affiliation":[]},{"given":"K.","family":"Nishimura","sequence":"additional","affiliation":[]},{"given":"S.","family":"Kimura","sequence":"additional","affiliation":[]},{"given":"H.","family":"Katsurai","sequence":"additional","affiliation":[]},{"given":"N.","family":"Yoshimoto","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Ohtomo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"264","article-title":"burst mode packet receiver using a second order dll","author":"lee","year":"2004","journal-title":"Tech Dig Symp VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LEOS.2004.1363235"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/ic:20070248"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"2052","DOI":"10.1109\/JSSC.2006.880617","article-title":"a 12.5-gb\/s parallel phase detection clock and data recovery circuit in 0.13 <formula formulatype=\"inline\"> <tex notation=\"tex\">$\\mu$<\/tex><\/formula>m cmos","volume":"41","author":"ohtomo","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2007.913034"},{"key":"ref3","year":"0","journal-title":"10G-EPON Task Force"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1109\/ISSCC.2008.4523139","article-title":"a 10.3125 gb\/s burst-mode cdr circuit using a <formula formulatype=\"inline\"><tex notation=\"tex\">$\\delta \\sigma$<\/tex><\/formula> dac","author":"terada","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC 2008) Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/ic:20070170"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493952"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883318"},{"key":"ref2","year":"0","journal-title":"FLETs"},{"key":"ref1","year":"2004","journal-title":"Ethernet in the First Mile"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916598"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4684618\/04684637.pdf?arnumber=4684637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:25Z","timestamp":1638217705000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4684637\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12]]},"references-count":13,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2008.2006229","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,12]]}}}