{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T19:47:03Z","timestamp":1694634423368},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/jssc.2008.2006433","type":"journal-article","created":{"date-parts":[[2009,1,14]],"date-time":"2009-01-14T19:01:43Z","timestamp":1231959703000},"page":"155-162","source":"Crossref","is-referenced-by-count":7,"title":["An 8 Mb SRAM in 45 nm SOI Featuring a Two-Stage Sensing Scheme and Dynamic Power Management"],"prefix":"10.1109","volume":"44","author":[{"given":"Vinod","family":"Ramadurai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Harold","family":"Pilo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Andersen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geordie","family":"Braceras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Gabric","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Geise","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven","family":"Lamphier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yue","family":"Tan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","author":"bernstein","year":"2000","journal-title":"SOI Circuit Design Concepts"},{"key":"ref3","first-page":"622","article-title":"a 5.6 ghz 64 kb dual-read data cache for the power6 processor","author":"davis","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"},{"key":"ref5","first-page":"262","article-title":"a 350 mhz, 3.3 v 4 mb sram fabricated in 0.3 <ref_formula><tex notation=\"tex\">$\\mu\\hbox{m}$<\/tex> <\/ref_formula> process","author":"braceras","year":"1997","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.11"},{"key":"ref7","first-page":"324","article-title":"a 1.1 ghz, 12 <ref_formula> <tex notation=\"tex\">$\\mu\\hbox{a\/mb}$<\/tex><\/ref_formula>-leakage sram design in 65 nm ultra-low-power cmos with integrated leakage reduction for mobile applications","author":"wang","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346879"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405673"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4735533\/04735569.pdf?arnumber=4735569","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:25Z","timestamp":1638217705000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4735569\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":8,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2008.2006433","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}