{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T09:19:37Z","timestamp":1778923177904,"version":"3.51.4"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/jssc.2008.2006439","type":"journal-article","created":{"date-parts":[[2009,1,14]],"date-time":"2009-01-14T19:01:43Z","timestamp":1231959703000},"page":"217-227","source":"Crossref","is-referenced-by-count":232,"title":["A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage"],"prefix":"10.1109","volume":"44","author":[{"given":"Ferdinando","family":"Bedeschi","sequence":"first","affiliation":[]},{"given":"Rich","family":"Fackenthal","sequence":"additional","affiliation":[]},{"given":"Claudio","family":"Resta","sequence":"additional","affiliation":[]},{"given":"Enzo Michele","family":"Donze","sequence":"additional","affiliation":[]},{"given":"Meenatchi","family":"Jagasivamani","sequence":"additional","affiliation":[]},{"given":"Egidio Cassiodoro","family":"Buda","sequence":"additional","affiliation":[]},{"given":"Fabio","family":"Pellizzer","sequence":"additional","affiliation":[]},{"given":"David W.","family":"Chow","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Cabrini","sequence":"additional","affiliation":[]},{"given":"Giacomo Matteo Angelo","family":"Calvi","sequence":"additional","affiliation":[]},{"given":"Roberto","family":"Faravelli","sequence":"additional","affiliation":[]},{"given":"Andrea","family":"Fantini","sequence":"additional","affiliation":[]},{"given":"Guido","family":"Torelli","sequence":"additional","affiliation":[]},{"given":"Duane","family":"Mills","sequence":"additional","affiliation":[]},{"given":"Roberto","family":"Gastaldi","sequence":"additional","affiliation":[]},{"given":"Giulio","family":"Casagrande","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1973.17616"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1973.17628"},{"key":"ref12","first-page":"385","article-title":"Nonvolatile, high density, high performance, PC memory","volume":"5","author":"tyson","year":"2000","journal-title":"Proc IEEE Aero Space Conf"},{"key":"ref13","first-page":"36.5.1","article-title":"OUM?A 180 nm non-volatile memory cell element technology for stand alone and embedded applications","author":"lai","year":"2001","journal-title":"IEEE Int Electron Devices Meeting (IEDM) Tech Dig"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1109\/JSSC.2004.837974","article-title":"A 0.18 <ref_formula> <tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> 3.0 V 64 Mb nonvolatile phase-transition random-access memory (PRAM)","volume":"40","author":"cho","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847531"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888349"},{"key":"ref17","year":"0","journal-title":"Technical presentation of Ovonyx"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523240"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2005.1553042"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859016"},{"key":"ref6","first-page":"140","article-title":"a 0.1 <ref_formula> <tex notation=\"tex\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> 1.8 v 256 mb 66 mhz synchronous burst pram","author":"kang","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"313","article-title":"<ref_formula><tex notation=\"tex\">$\\mu{\\hbox{trench}}$<\/tex> <\/ref_formula> phase-change memory cell engineering and optimization","author":"pirovano","year":"2005","journal-title":"Proc European Solid-State Device Research Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373499"},{"key":"ref7","first-page":"150","article-title":"A 90 nm phase change memory technology for stand-alone non-volatile memory application","author":"pellizzer","year":"2006","journal-title":"Symp VLSI Technology Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346644"},{"key":"ref1","first-page":"18","article-title":"Novel <ref_formula> <tex Notation=\"TeX\">$\\mu{\\hbox{Trench}}$<\/tex><\/ref_formula> phase-change memory cell for embedded and stand-alone non-volatile memory applications","author":"pellizzer","year":"2004","journal-title":"Symp VLSI Technology Dig Tech Papers"},{"key":"ref9","article-title":"Self-aligned <ref_formula> <tex Notation=\"TeX\">$\\mu{\\hbox{Trench}}$<\/tex><\/ref_formula> phase-change memory cell architecture for 90 nm technology and beyond","author":"pirovano","year":"2007","journal-title":"Proc European Solid-State Device Research Conf"},{"key":"ref20","first-page":"229","article-title":"bit-line biasing technique for phase-change memories","author":"bedeschi","year":"2004","journal-title":"Proc Int Conf Signal and Electronic Systems"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.1750380"},{"key":"ref21","first-page":"416","article-title":"reaction kinetics in processes of nucleation and growth","volume":"135","author":"johnson","year":"1932","journal-title":"Trans Amer Inst Min Metall Eng"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2007.369948"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692748"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4735533\/04735567.pdf?arnumber=4735567","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T19:40:13Z","timestamp":1640288413000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4735567\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2008.2006439","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}