{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T10:10:51Z","timestamp":1769508651113,"version":"3.49.0"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/jssc.2008.2007152","type":"journal-article","created":{"date-parts":[[2009,1,14]],"date-time":"2009-01-14T19:01:43Z","timestamp":1231959703000},"page":"186-194","source":"Crossref","is-referenced-by-count":64,"title":["A 34 MB\/s MLC Write Throughput 16 Gb NAND With All Bit Line Architecture on 56 nm Technology"],"prefix":"10.1109","volume":"44","author":[{"given":"Raul-Adrian","family":"Cernea","sequence":"first","affiliation":[]},{"given":"Long","family":"Pham","sequence":"additional","affiliation":[]},{"given":"Farookh","family":"Moogat","sequence":"additional","affiliation":[]},{"given":"Siu","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Binh","family":"Le","sequence":"additional","affiliation":[]},{"given":"Yan","family":"Li","sequence":"additional","affiliation":[]},{"given":"Shouchang","family":"Tsao","sequence":"additional","affiliation":[]},{"given":"Tai-Yuan","family":"Tseng","sequence":"additional","affiliation":[]},{"given":"Khanh","family":"Nguyen","sequence":"additional","affiliation":[]},{"given":"Jason","family":"Li","sequence":"additional","affiliation":[]},{"given":"Jayson","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Jong Hak","family":"Yuh","sequence":"additional","affiliation":[]},{"given":"Cynthia","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Fanglin","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Teruhiko","family":"Kamei","sequence":"additional","affiliation":[]},{"given":"Hiroaki","family":"Nasu","sequence":"additional","affiliation":[]},{"given":"Phil","family":"Kliza","sequence":"additional","affiliation":[]},{"given":"Khin","family":"Htoo","sequence":"additional","affiliation":[]},{"given":"Jeffrey","family":"Lutze","sequence":"additional","affiliation":[]},{"given":"Yingda","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Masaaki","family":"Higashitani","sequence":"additional","affiliation":[]},{"given":"Junnhui","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Hung-Szu","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Vamshi","family":"Sakhamuri","sequence":"additional","affiliation":[]},{"given":"Alan","family":"Li","sequence":"additional","affiliation":[]},{"given":"Feng","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Sridhar","family":"Yadala","sequence":"additional","affiliation":[]},{"given":"Subodh","family":"Taigor","sequence":"additional","affiliation":[]},{"given":"Kishan","family":"Pradhan","sequence":"additional","affiliation":[]},{"given":"James","family":"Lan","sequence":"additional","affiliation":[]},{"given":"James","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Takumi","family":"Abe","sequence":"additional","affiliation":[]},{"given":"Yasuyuki","family":"Fukuda","sequence":"additional","affiliation":[]},{"given":"Hideo","family":"Mukai","sequence":"additional","affiliation":[]},{"given":"Koichi","family":"Kawakami","sequence":"additional","affiliation":[]},{"given":"Connie","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Tommy","family":"Ip","sequence":"additional","affiliation":[]},{"given":"Shu-Fen","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Jaggi","family":"Lakshmipathi","sequence":"additional","affiliation":[]},{"given":"Sharon","family":"Huynh","sequence":"additional","affiliation":[]},{"given":"Dimitris","family":"Pantelakis","sequence":"additional","affiliation":[]},{"given":"Mehrdad","family":"Mofidi","sequence":"additional","affiliation":[]},{"given":"Khandker","family":"Quader","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"44","article-title":"a 146 <ref_formula> <tex notation=\"tex\">${\\hbox{mm}}^{2}$<\/tex><\/ref_formula> 8 gb nand flash memory with 70 nm cmos technology","author":"hara","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"52","article-title":"a 3.3 v 4 gb four-level nand flash memory with 90 nm cmos technology","author":"lee","year":"2004","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050739"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342709"},{"key":"ref11","year":"1995","journal-title":"Charge pump circuit with exponential multiplication"},{"key":"ref5","first-page":"144","article-title":"a 56 nm cmos 99 <ref_formula> <tex notation=\"tex\">${\\hbox{mm}}^{2}$<\/tex><\/ref_formula> 8 gb multi-level nand flash memory with 10 mb\/s program throughput","author":"takeuchi","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1989.48211"},{"key":"ref7","year":"1999","journal-title":"High density non-volatile flash memory without adverse effects of electric field coupling between adjacent floating gates"},{"key":"ref2","first-page":"430","article-title":"a 120 <ref_formula> <tex notation=\"tex\">${\\hbox{mm}}^{2}$<\/tex><\/ref_formula> 16 gb 4-mlc nand flash memory with 43 nm cmos technology","author":"kanda","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535459"},{"key":"ref1","first-page":"290","article-title":"a 1.8 v 2 gb nand flash memory for mass storage applications","author":"lee","year":"2003","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4735533\/04735566.pdf?arnumber=4735566","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:26Z","timestamp":1638217706000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4735566\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":11,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2008.2007152","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}