{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T19:47:33Z","timestamp":1694634453374},"reference-count":5,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/jssc.2008.2007169","type":"journal-article","created":{"date-parts":[[2009,1,14]],"date-time":"2009-01-14T19:01:43Z","timestamp":1231959703000},"page":"83-89","source":"Crossref","is-referenced-by-count":10,"title":["A 65 nm Single-Chip Application and Dual-Mode Baseband Processor With Partial Clock Activation and IP-MMU"],"prefix":"10.1109","volume":"44","author":[{"given":"Masayuki","family":"Ito","sequence":"first","affiliation":[]},{"given":"Kenichi","family":"Nitta","sequence":"additional","affiliation":[]},{"given":"Koji","family":"Ohno","sequence":"additional","affiliation":[]},{"given":"Masahito","family":"Saigusa","sequence":"additional","affiliation":[]},{"given":"Masaki","family":"Nishida","sequence":"additional","affiliation":[]},{"given":"Shinichi","family":"Yoshioka","sequence":"additional","affiliation":[]},{"given":"Takahiro","family":"Irita","sequence":"additional","affiliation":[]},{"given":"Takao","family":"Koike","sequence":"additional","affiliation":[]},{"given":"Tatsuya","family":"Kamei","sequence":"additional","affiliation":[]},{"given":"Teruyoshi","family":"Komuro","sequence":"additional","affiliation":[]},{"given":"Toshihiro","family":"Hattori","sequence":"additional","affiliation":[]},{"given":"Yasuhiro","family":"Arai","sequence":"additional","affiliation":[]},{"given":"Yukio","family":"Kodama","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332731"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523155"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885057"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373400"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696282"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4735533\/04735561.pdf?arnumber=4735561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:26Z","timestamp":1638217706000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4735561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":5,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2008.2007169","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}