{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T19:50:07Z","timestamp":1694634607082},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2009,2,1]],"date-time":"2009-02-01T00:00:00Z","timestamp":1233446400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/jssc.2008.2010806","type":"journal-article","created":{"date-parts":[[2009,1,29]],"date-time":"2009-01-29T21:38:18Z","timestamp":1233265098000},"page":"484-494","source":"Crossref","is-referenced-by-count":5,"title":["Analysis of the Influence of Substrate on the Performance of On-Chip MOS Decoupling Capacitors"],"prefix":"10.1109","volume":"44","author":[{"given":"Josep","family":"Rius","sequence":"first","affiliation":[]},{"given":"Maurice","family":"Meijer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"tsividis","year":"1999","journal-title":"Operation and Modeling of the MOS Transistor"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.877272"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1999.823870"},{"key":"ref13","author":"ghausi","year":"1968","journal-title":"Introduction to Distributed-Parameter Networks"},{"key":"ref4","author":"lee","year":"2004","journal-title":"The Design of CMOS Radio-Frequency Integrated Circuits"},{"key":"ref3","author":"hastings","year":"2001","journal-title":"The Art of Analog Layout"},{"key":"ref6","first-page":"63","article-title":"high performance high-<emphasis emphasistype=\"italic\">k<\/emphasis> mim capacitor with plug-in-plate (pip) for power delivery line of high-speed mpus","author":"inoue","year":"2006","journal-title":"Proc IEEE Int Interconnect Technology Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.987091"},{"key":"ref8","first-page":"961","article-title":"an effective gate resistance model for cmos rf and noise modeling","author":"jin","year":"1998","journal-title":"Proc Int Electron Devices Meeting (IEDM)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.563679"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71601-5"},{"key":"ref1","year":"2005","journal-title":"International Technology Roadmap for Semiconductors Assembly and Packaging"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2005.862658"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4768865\/04768886.pdf?arnumber=4768886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:44Z","timestamp":1633910384000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4768886\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":13,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2008.2010806","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,2]]}}}