{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T19:20:02Z","timestamp":1772824802280,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2008,4,1]],"date-time":"2008-04-01T00:00:00Z","timestamp":1207008000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/jssc.2008.917558","type":"journal-article","created":{"date-parts":[[2008,3,28]],"date-time":"2008-03-28T21:52:01Z","timestamp":1206741121000},"page":"919-928","source":"Crossref","is-referenced-by-count":130,"title":["A Zeroing Cell-to-Cell Interference Page Architecture With Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories"],"prefix":"10.1109","volume":"43","author":[{"given":"Ki-Tae","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myounggon","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doogon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soon-Wook","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byung Yong","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yeong-Taek","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changhyun","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kinam","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.962291"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.475701"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.705361"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859027"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.328638"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542301"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.841491"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493861"},{"key":"ref7","first-page":"52","article-title":"a 3.3 v 4 gb four-level nand flash memory with 90 nm cmos technology","author":"lee","year":"2004","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/.2006.1629474"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342709"},{"key":"ref1","first-page":"333","article-title":"technology for sub-50 nm dram and nand flash manufacturing","author":"kim","year":"2005","journal-title":"IEDM Tech Dig"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4476475\/04476506.pdf?arnumber=4476506","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:28Z","timestamp":1638217708000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4476506\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":12,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2008.917558","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2008,4]]}}}