{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T15:19:38Z","timestamp":1768317578688,"version":"3.49.0"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2009,3,1]],"date-time":"2009-03-01T00:00:00Z","timestamp":1235865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/jssc.2009.2013766","type":"journal-article","created":{"date-parts":[[2009,2,26]],"date-time":"2009-02-26T18:06:50Z","timestamp":1235671610000},"page":"977-986","source":"Crossref","is-referenced-by-count":41,"title":["Synchronous Ultra-High-Density 2RW Dual-Port 8T-SRAM With Circumvention of Simultaneous Common-Row-Access"],"prefix":"10.1109","volume":"44","author":[{"given":"Koji","family":"Nii","sequence":"first","affiliation":[]},{"given":"Yasumasa","family":"Tsukamoto","sequence":"additional","affiliation":[]},{"given":"Makoto","family":"Yabuuchi","sequence":"additional","affiliation":[]},{"given":"Yasuhiro","family":"Masuda","sequence":"additional","affiliation":[]},{"given":"Susumu","family":"Imaoka","sequence":"additional","affiliation":[]},{"given":"Keiichi","family":"Usui","sequence":"additional","affiliation":[]},{"given":"Shigeki","family":"Ohbayashi","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Makino","sequence":"additional","affiliation":[]},{"given":"Hirofumi","family":"Shinohara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332816"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831461"},{"key":"ref12","first-page":"508","article-title":"a 90 nm dual-port sram with 2.04 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu\\hbox{mm}^{2}$<\/tex> <\/formula> 8t-thin cell using dynamically-controlled column bias scheme","author":"nii","year":"2004","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705344"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917568"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825235"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560101"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332728"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.962299"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493935"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2006.1649661"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.736656"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342724"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.784095"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052862"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.997856"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.869786"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373426"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892153"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref23","first-page":"211","article-title":"a 45 nm dual-port sram with write and read capability enhancement at low voltage","author":"wang","year":"2007","journal-title":"SoC Conf Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4787550\/04787570.pdf?arnumber=4787570","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:47Z","timestamp":1633913027000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4787570\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":24,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2013766","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,3]]}}}