{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T17:45:16Z","timestamp":1776275116863,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2009,4,1]],"date-time":"2009-04-01T00:00:00Z","timestamp":1238544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/jssc.2009.2013772","type":"journal-article","created":{"date-parts":[[2009,3,24]],"date-time":"2009-03-24T19:22:51Z","timestamp":1237922571000},"page":"1130-1144","source":"Crossref","is-referenced-by-count":161,"title":["A 167-Processor Computational Platform in 65 nm CMOS"],"prefix":"10.1109","volume":"44","author":[{"given":"Dean N.","family":"Truong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne H.","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tinoosh","family":"Mohsenin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anthony T.","family":"Jacobson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gouri","family":"Landge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael J.","family":"Meeuwsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christine","family":"Watnik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anh T.","family":"Tran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhibin","family":"Xiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric W.","family":"Work","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeremy W.","family":"Webb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul V.","family":"Mejia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bevan M.","family":"Baas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"428","article-title":"an asynchronous array of simple processors for dsp applications","author":"yu","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","author":"chapiro","year":"1984","journal-title":"Globally-Asynchronous Locally-Synchronous Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/86273"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017912"},{"key":"ref14","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842837"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.997858"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342750"},{"key":"ref18","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc IEEE Int l Symp High-Performance Computer Architecture (HPCA)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541648"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234253"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916616"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001947"},{"key":"ref5","first-page":"98","article-title":"an 80-tile 1.28 tflops network-on-chip in 65 nm cmos","author":"vangal","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2008.7476535"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375263"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585936"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2008.5074384"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903938"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.66"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859886"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492732"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751869"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2004.1363036"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4804954\/04804961.pdf?arnumber=4804961","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T20:02:05Z","timestamp":1640289725000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4804961\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":24,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2013772","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,4]]}}}