{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:45:46Z","timestamp":1761662746349},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2009,4,1]],"date-time":"2009-04-01T00:00:00Z","timestamp":1238544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/jssc.2009.2014009","type":"journal-article","created":{"date-parts":[[2009,3,24]],"date-time":"2009-03-24T19:22:51Z","timestamp":1237922571000},"page":"1192-1198","source":"Crossref","is-referenced-by-count":38,"title":["A 0.7 V Single-Supply SRAM With 0.495 $\\mu$m$^{2}$ Cell in 65 nm Technology Utilizing Self-Write-Back Sense Amplifier and Cascaded Bit Line Scheme"],"prefix":"10.1109","volume":"44","author":[{"given":"Keiichi","family":"Kushida","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Azuma","family":"Suzuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gou","family":"Fukano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsushi","family":"Kawasumi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osamu","family":"Hirabayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuhisa","family":"Takeyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiko","family":"Sasaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Katayama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuki","family":"Fujimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomoaki","family":"Yabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705287"},{"key":"ref11","first-page":"162","article-title":"a 65 nm ultra-high-density dual-port sram with 0.71 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu$<\/tex> <\/formula>m<formula formulatype=\"inline\"><tex notation=\"tex\">$^{2}$<\/tex> <\/formula> 8t-cell for soc","author":"nii","year":"2006","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref12","first-page":"251","article-title":"a pico-joule class, 1 ghz, 32 kbyte<formula formulatype=\"inline\"><tex notation=\"tex\">$\\,\\times\\,$<\/tex> <\/formula>64b dsp sram with self reverse bias","author":"bhavnagarwala","year":"2003","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref13","first-page":"382","article-title":"a single-power-supply 0.7 v 1 ghz 45 nm sram with an asymmetrical unit-<formula formulatype=\"inline\"> <tex notation=\"tex\">$\\beta$<\/tex><\/formula>-ratio memory cell","author":"kawasumi","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"46","article-title":"a 0.7 v single-supply sram with 0.495 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu$<\/tex> <\/formula>m<formula formulatype=\"inline\"><tex notation=\"tex\">$^{2}$<\/tex> <\/formula> cell in 65 nm technology utilizing self-write-back sense amplifier and cascaded bit line scheme","author":"kushida","year":"2008","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907996"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907999"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888357"},{"key":"ref5","first-page":"622","article-title":"a 5.6 ghz 64 kb dual-read data cache for the power6 processor","author":"davis","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892153"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917506"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827796"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342739"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4804954\/04804974.pdf?arnumber=4804974","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:45Z","timestamp":1633913025000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4804974\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":14,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2014009","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,4]]}}}