{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:05:54Z","timestamp":1758891954870},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2009,4,1]],"date-time":"2009-04-01T00:00:00Z","timestamp":1238544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/jssc.2009.2014025","type":"journal-article","created":{"date-parts":[[2009,3,24]],"date-time":"2009-03-24T19:22:51Z","timestamp":1237922571000},"page":"1184-1191","source":"Crossref","is-referenced-by-count":24,"title":["A 256 mW 40 Mbps Full-HD H.264 High-Profile Codec Featuring a Dual-Macroblock Pipeline Architecture in 65 nm CMOS"],"prefix":"10.1109","volume":"44","author":[{"given":"Kenichi","family":"Iwata","sequence":"first","affiliation":[]},{"given":"Seiji","family":"Mochizuki","sequence":"additional","affiliation":[]},{"given":"Motoki","family":"Kimura","sequence":"additional","affiliation":[]},{"given":"Tetsuya","family":"Shibayama","sequence":"additional","affiliation":[]},{"given":"Fumitaka","family":"Izuhara","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Ueda","sequence":"additional","affiliation":[]},{"given":"Koji","family":"Hosogi","sequence":"additional","affiliation":[]},{"given":"Hiroaki","family":"Nakata","sequence":"additional","affiliation":[]},{"given":"Masakazu","family":"Ehama","sequence":"additional","affiliation":[]},{"given":"Toru","family":"Kengaku","sequence":"additional","affiliation":[]},{"given":"Takuichiro","family":"Nakazawa","sequence":"additional","affiliation":[]},{"given":"Hiromi","family":"Watanabe","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373403"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342716"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425759"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493902"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585968"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342727"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585969"},{"key":"ref9","first-page":"55","article-title":"image processing technique using pipeline connection miad architecture","author":"hosogi","year":"2007","journal-title":"Proc SWoPP'2007"},{"key":"ref1","first-page":"314","article-title":"a 242 mw 10 mm<formula formulatype=\"inline\"><tex notation=\"tex\">$^{2}$<\/tex> <\/formula> 1080p h.264\/avc high-profile encoder chip","author":"lin","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4804954\/04804972.pdf?arnumber=4804972","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:46Z","timestamp":1633913026000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4804972\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":9,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2014025","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,4]]}}}