{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T20:36:21Z","timestamp":1774384581369,"version":"3.50.1"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2009,4,1]],"date-time":"2009-04-01T00:00:00Z","timestamp":1238544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/jssc.2009.2014199","type":"journal-article","created":{"date-parts":[[2009,3,24]],"date-time":"2009-03-24T19:22:51Z","timestamp":1237922571000},"page":"1235-1247","source":"Crossref","is-referenced-by-count":44,"title":["A 16 Gb\/s\/Link, 64 GB\/s Bidirectional Asymmetric Memory Interface"],"prefix":"10.1109","volume":"44","author":[{"given":"Haechang","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun-Yung Ken","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung-Hoon","family":"Chun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ting","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yohan","family":"Frans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Leibowitz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nhat","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T. J.","family":"Chin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kambiz","family":"Kaviani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Shen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xudong","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wendemagegnehu T.","family":"Beyene","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reza","family":"Navid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marko","family":"Aleksic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fred S.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fredy","family":"Quan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jared","family":"Zerbe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rich","family":"Perego","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fariborz","family":"Assaderaghi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.890301"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.661206"},{"key":"ref12","first-page":"216","article-title":"a 2 gb\/s\/pin cmos asymmetric serial link","author":"chang","year":"1998","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862347"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585979"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585978"},{"key":"ref6","first-page":"402","author":"chandrakasan","year":"2001","journal-title":"Design of High-Performance Microprocessor Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2006.321168"},{"key":"ref8","first-page":"356","article-title":"receiver adaptation and system characterization of an 8 gbps source-synchronous i\/o link using on-die circuits in 0.13 <ref_formula><tex notation=\"tex\">$\\mu$<\/tex><\/ref_formula>m cmos","author":"balamurugan","year":"2004","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818572"},{"key":"ref2","article-title":"architectural considerations for next-generation memory systems","author":"perego","year":"2007","journal-title":"Rambus Developer Forum"},{"key":"ref1","article-title":"computing trends and applications driving memory performance","author":"woo","year":"2007","journal-title":"Rambus Developer Forum"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221162"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4804954\/04804996.pdf?arnumber=4804996","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:28Z","timestamp":1633913068000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4804996\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":13,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2014199","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,4]]}}}