{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T11:27:45Z","timestamp":1769858865308,"version":"3.49.0"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2009,4,1]],"date-time":"2009-04-01T00:00:00Z","timestamp":1238544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/jssc.2009.2014733","type":"journal-article","created":{"date-parts":[[2009,3,24]],"date-time":"2009-03-24T19:22:51Z","timestamp":1237922571000},"page":"1298-1305","source":"Crossref","is-referenced-by-count":68,"title":["A 12-Gb\/s 11-mW Half-Rate Sampled 5-Tap Decision Feedback Equalizer With Current-Integrating Summers in 45-nm SOI CMOS Technology"],"prefix":"10.1109","volume":"44","author":[{"given":"Timothy O.","family":"Dickson","sequence":"first","affiliation":[]},{"given":"John F.","family":"Bulzacchelli","sequence":"additional","affiliation":[]},{"given":"Daniel J.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585951"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856574"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373378"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705374"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.568834"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2007.380934"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342747"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"2646","DOI":"10.1109\/JSSC.2005.856583","article-title":"a 6.25-gb\/s binary transceiver in 0.13-<ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> cmos for serial data transmission across high loss legacy backplane channels","volume":"40","author":"payne","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref9","first-page":"244","article-title":"a 2 gb\/s 2-tap dfe receiver for multi-drop single-ended signaling systems with reduced noise","author":"bae","year":"2004","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856584"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4804954\/04804984.pdf?arnumber=4804984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:12Z","timestamp":1633913052000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4804984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":10,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2014733","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,4]]}}}