{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T17:33:24Z","timestamp":1762623204265},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2009,5,1]],"date-time":"2009-05-01T00:00:00Z","timestamp":1241136000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/jssc.2009.2015789","type":"journal-article","created":{"date-parts":[[2009,5,4]],"date-time":"2009-05-04T19:47:46Z","timestamp":1241466466000},"page":"1655-1663","source":"Crossref","is-referenced-by-count":48,"title":["Measurements and Analysis of Process Variability in 90 nm CMOS"],"prefix":"10.1109","volume":"44","author":[{"given":"Liang-Teck","family":"Pang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.998626"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2003.822735"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1117\/12.656520"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1117\/12.473491","article-title":"characterizing post exposure bake processing for transient and steady state conditions, in the context of critical dimension control","volume":"4689","author":"steele","year":"2002","journal-title":"Proc SPIE-Metrology Inspection and Process Control for Microlithography XVI"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1117\/12.606444"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.411.0057"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855963"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/50.156877"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705271"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1996.554085"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193833"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2000.871225"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1117\/12.544258"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0433"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1999.797274"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e89-c.3.342"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/16.974757"},{"key":"ref8","author":"plummer","year":"2000","journal-title":"Silicon VLSI Technology"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568738"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1117\/3.401208"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705316"},{"key":"ref22","author":"gonzalez-valentin","year":"2002","journal-title":"Extraction of Variation Sources Due to Layout Practices"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2006.306337"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/589434.589435"},{"key":"ref23","author":"panganiban","year":"2002","journal-title":"A Ring Oscillator Based Variation Test Chip"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1117\/12.600028"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"350","DOI":"10.1117\/12.483664","article-title":"electrical linewidth metrology for systematic cd variation characterization and causal analysis","volume":"5038","author":"cain","year":"2003","journal-title":"Proc SPIE-Metrology Inspection and Process Control for Microlithography XVII"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4907307\/04907316.pdf?arnumber=4907316","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:20Z","timestamp":1633913060000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4907316\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":29,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2015789","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,5]]}}}