{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T18:19:54Z","timestamp":1779905994327,"version":"3.53.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2009,9,1]],"date-time":"2009-09-01T00:00:00Z","timestamp":1251763200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/jssc.2009.2021088","type":"journal-article","created":{"date-parts":[[2009,9,2]],"date-time":"2009-09-02T13:38:27Z","timestamp":1251898707000},"page":"2543-2553","source":"Crossref","is-referenced-by-count":19,"title":["Design and Analysis of A 5.3-pJ 64-kb Gated Ground SRAM With Multiword ECC"],"prefix":"10.1109","volume":"44","author":[{"given":"Shah M.","family":"Jahinuzzaman","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaspal Singh","family":"Shah","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David J.","family":"Rennie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Manoj","family":"Sachdev","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681833"},{"key":"ref11","first-page":"505","article-title":"a 3-input xor\/xnor for low-voltage low-power applications","author":"yu","year":"0","journal-title":"Proc 2000 IEEE Asia-Pacific Conf Circuits and Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818138"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.766821"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.856487"},{"key":"ref15","year":"0","journal-title":"TRIUMF"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827793"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859474"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893584"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003511"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.821593"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852165"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5226685\/05226702.pdf?arnumber=5226702","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:57Z","timestamp":1633909917000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5226702\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":15,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2021088","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,9]]}}}