{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T06:11:10Z","timestamp":1774332670985,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T00:00:00Z","timestamp":1246406400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,7]]},"DOI":"10.1109\/jssc.2009.2021925","type":"journal-article","created":{"date-parts":[[2009,6,25]],"date-time":"2009-06-25T14:58:16Z","timestamp":1245941896000},"page":"2065-2077","source":"Crossref","is-referenced-by-count":39,"title":["A 3.6 pJ\/Access 480 MHz, 128 kb On-Chip SRAM With 850 MHz Boost Mode in 90 nm CMOS With Tunable Sense Amplifiers"],"prefix":"10.1109","volume":"44","author":[{"given":"Stefan","family":"Cosemans","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wim","family":"Dehaene","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.508210"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800953"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.272089"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523216"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681849"},{"key":"ref16","first-page":"282","article-title":"a reconfigurable 65 nm sram achieving voltage scalability from 0.251.2 v and performance scalability from 20 khz200 mhz","author":"sinangil","year":"2008","journal-title":"Proc European Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373424"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907996"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.896693"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681834"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681846"},{"key":"ref2","first-page":"332","article-title":"a sub-200 mv 6 t sram in 0.13 m cmos","author":"zhai","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848032"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5109769\/05109792.pdf?arnumber=5109792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:50Z","timestamp":1633909910000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5109792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7]]},"references-count":16,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2021925","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,7]]}}}