{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T15:39:07Z","timestamp":1777995547327,"version":"3.51.4"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2009,8,1]],"date-time":"2009-08-01T00:00:00Z","timestamp":1249084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/jssc.2009.2022217","type":"journal-article","created":{"date-parts":[[2009,7,28]],"date-time":"2009-07-28T15:32:35Z","timestamp":1248795155000},"page":"2233-2243","source":"Crossref","is-referenced-by-count":69,"title":["Measurement and Analysis of Variability in 45 nm Strained-Si CMOS Technology"],"prefix":"10.1109","volume":"44","author":[{"given":"Liang-Teck","family":"Pang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun","family":"Qian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Costas J.","family":"Spanos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1999.797274"},{"key":"ref11","first-page":"337","article-title":"Fast statistical timing analysis handling arbitrary delay correlations","author":"orshansky","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346880"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705227"},{"key":"ref14","volume":"6922","author":"gratiet","year":"2008","journal-title":"Proc SPIE Metrology Inspection and Process Control for Microlithography XIII"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609393"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175792"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2005.1546681"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/rd.411.0057"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1996.554085"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015789"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705316"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839819"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2000.871225"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782137"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672038"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/16.974757"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193833"},{"key":"ref22","author":"plummer","year":"2000","journal-title":"Silicon VLSI Technology"},{"key":"ref21","first-page":"307","article-title":"gate isolationa novel basic cell configuration for cmos gate arrays","author":"ohkura","year":"1982","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref24","first-page":"1g-1","volume":"6925","author":"qian","year":"2008","journal-title":"Design for Manufacturability Through Design-Process Integration II Proc SPIE"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.907627"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1117\/12.772882"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.tsf.2006.10.101"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5173690\/05173763.pdf?arnumber=5173763","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:51Z","timestamp":1633909911000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5173763\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":27,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2022217","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,8]]}}}