{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T22:25:44Z","timestamp":1757456744305},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2009,8,1]],"date-time":"2009-08-01T00:00:00Z","timestamp":1249084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/jssc.2009.2022303","type":"journal-article","created":{"date-parts":[[2009,7,28]],"date-time":"2009-07-28T15:32:35Z","timestamp":1248795155000},"page":"2222-2232","source":"Crossref","is-referenced-by-count":14,"title":["A 5-Gb\/s\/pin Transceiver for DDR Memory Interface With a Crosstalk Suppression Scheme"],"prefix":"10.1109","volume":"44","author":[{"given":"Kwang-Il","family":"Oh","sequence":"first","affiliation":[]},{"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Kwang-Il","family":"Park","sequence":"additional","affiliation":[]},{"given":"Young-Hyun","family":"Jun","sequence":"additional","affiliation":[]},{"given":"Joo Sun","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Kinam","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896451"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896506"},{"key":"ref12","author":"bogatin","year":"2004","journal-title":"Signal IntegritySimplified"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el:20081833"},{"key":"ref14","article-title":"benchmarking pcb process capability, quality and reliability becomes a reality","author":"wolf","year":"2007","journal-title":"Burn-in and Test Socket (BiTS) Workshop by Bill Mack of Texas Instruments Inc"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819070"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864113"},{"key":"ref3","author":"young","year":"2001","journal-title":"Digital Signal Integrity Modeling and Simulation With Interconnects and Packages"},{"key":"ref6","first-page":"36","article-title":"a 2 gb\/s\/pin 4-pam parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers","author":"zerbe","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) 2001 Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2004.839311"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.833569"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.45"},{"key":"ref1","article-title":"introduction to the graphics pipeline of the ps3","year":"0","journal-title":"Eurographics 2006"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1013948.1013950"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5173690\/05173761.pdf?arnumber=5173761","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:51Z","timestamp":1633909911000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5173761\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":15,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2022303","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,8]]}}}