{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:23:11Z","timestamp":1694636591556},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2009,9,1]],"date-time":"2009-09-01T00:00:00Z","timestamp":1251763200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/jssc.2009.2022667","type":"journal-article","created":{"date-parts":[[2009,9,2]],"date-time":"2009-09-02T13:38:27Z","timestamp":1251898707000},"page":"2267-2275","source":"Crossref","is-referenced-by-count":4,"title":["Bipolar Transistor Excess Phase Modeling in Verilog-A"],"prefix":"10.1109","volume":"44","author":[{"given":"Colin C.","family":"McAndrew","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zoltan","family":"Huszka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geoffrey J.","family":"Coram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.540058"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.384168"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.2008.4662715"},{"key":"ref6","first-page":"27","article-title":"adms-automated device model synthesizer","author":"lemaitre","year":"2002","journal-title":"Proc IEEE CICC"},{"key":"ref11","first-page":"278","article-title":"bjt modeling with vbic, basics and v1.3 updates","volume":"2","author":"mcandrew","year":"2003","journal-title":"Proc Nanotech"},{"key":"ref5","year":"2004","journal-title":"Verilog-AMS Language Reference Manual Version 2 2"},{"key":"ref8","author":"troyanovsky","year":"2006","journal-title":"Transistor Level Modeling for Analog\/RF IC Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2004.1393990"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1978.1084435"},{"key":"ref9","year":"0","journal-title":"CMCCompact Model Council"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1973.17660"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5226685\/05226778.pdf?arnumber=5226778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:54:19Z","timestamp":1633910059000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5226778\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":11,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2022667","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,9]]}}}