{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T17:53:09Z","timestamp":1720201989440},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2009,11,1]],"date-time":"2009-11-01T00:00:00Z","timestamp":1257033600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/jssc.2009.2028927","type":"journal-article","created":{"date-parts":[[2009,11,12]],"date-time":"2009-11-12T20:42:43Z","timestamp":1258058563000},"page":"2922-2934","source":"Crossref","is-referenced-by-count":16,"title":["A Hybrid Spur Compensation Technique for Finite-Modulo Fractional-<i>N<\/i> Phase-Locked Loops"],"prefix":"10.1109","volume":"44","author":[{"given":"Li","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Xueyi","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Yuanfeng","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Woogeun","family":"Rhee","sequence":"additional","affiliation":[]},{"given":"Dawn","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Hongyi","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"520","article-title":"design of low-jitter 1-ghz phase-locked loops for digital clock generation","author":"rhee","year":"1999","journal-title":"Proc ISCAS"},{"key":"ref11","first-page":"363","article-title":"an on-chip phase compensation technique in fractional- <ref_formula><tex notation=\"tex\">$n$<\/tex><\/ref_formula> frequency synthesis","author":"rhee","year":"1999","journal-title":"Proc ISCAS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.918915"},{"key":"ref13","first-page":"472","article-title":"a 2 ghz <ref_formula><tex notation=\"tex\">$\\delta\\sigma$<\/tex> <\/ref_formula> fractional- <ref_formula><tex notation=\"tex\">$n$<\/tex><\/ref_formula> frequency pll in 0.35 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> cmos","author":"ahola","year":"2000","journal-title":"Proc ESSCIRC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887616"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.991389"},{"key":"ref16","first-page":"468","article-title":"new fast-lock pll for mobile gsm gprs applications","author":"memmler","year":"2000","journal-title":"Proc ESSCIRC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342742"},{"key":"ref18","first-page":"417","article-title":"a hybrid spur compensation technique for finite-modulo fractional-<ref_formula><tex notation=\"tex\">$n$<\/tex> <\/ref_formula> phase-locked loops","author":"zhang","year":"2008","journal-title":"Proc of IEEE A-SSCC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2005.1541583"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870894"},{"key":"ref3","first-page":"478","article-title":"a 1.8 ghz spur cancelled fractional-<ref_formula> <tex notation=\"tex\">$n$<\/tex><\/ref_formula> frequency synthesizer with lms based dac gain calibration","author":"gupta","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"346","article-title":"a 1 ghz fractional-<ref_formula><tex notation=\"tex\">$n$<\/tex><\/ref_formula> pll clock generator with low-osr <ref_formula><tex notation=\"tex\">$\\delta\\sigma$<\/tex> <\/ref_formula> modulation and fir-embedded noise filtering","author":"yu","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908763"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.997845"},{"key":"ref7","first-page":"25","article-title":"the digiphase synthesizer","author":"gillette","year":"1969","journal-title":"Proc 23rd Annu Frequency Control Symp"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831598"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493890"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5308580\/05308725.pdf?arnumber=5308725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:20Z","timestamp":1633910360000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5308725\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":19,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2028927","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,11]]}}}