{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T21:59:13Z","timestamp":1720216753900},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2009,11,1]],"date-time":"2009-11-01T00:00:00Z","timestamp":1257033600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/jssc.2009.2028948","type":"journal-article","created":{"date-parts":[[2009,11,12]],"date-time":"2009-11-12T20:42:43Z","timestamp":1258058563000},"page":"2987-2998","source":"Crossref","is-referenced-by-count":3,"title":["BER Measurement of a 5.8-Gb\/s\/pin Unidirectional Differential I\/O for DRAM Application With DIMM Channel"],"prefix":"10.1109","volume":"44","author":[{"given":"Young-Chan","family":"Jang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoeju","family":"Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngdon","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hwanwook","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaekwan","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soouk","family":"Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung","family":"Sunwoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Moon-Sook","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyung-Seuk","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sang-Yun","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun-Sang","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Woo-Seop","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung-Bae","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeihwan","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changhyun","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"234","article-title":"cascading techniques for a high-speed memory interface","author":"gu","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837964"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref13","year":"0","journal-title":"Data Sheet Agilent J-BERT N4903A"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810045"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888298"},{"key":"ref6","first-page":"128","article-title":"a 16-gb\/s differential i\/o cell with 380 fs rj in an emulated 40 nm dram process","author":"nguyen","year":"2008","journal-title":"Proc VLSI Circuits Symp"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888297"},{"key":"ref8","year":"2007","journal-title":"FBDIMM Advanced Memory Buffer"},{"key":"ref7","first-page":"278","article-title":"a 60n 6-gb\/s\/pin gddr5 graphics dram with multifaceted clocking and isi\/ssn-reduction techniques","author":"bae","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870808"},{"key":"ref1","year":"2008","journal-title":"DDR3 SDRAM Specification"},{"key":"ref9","first-page":"336","article-title":"data recovery and retiming for the fully buffered dimm 4.8 gbps serial links","author":"partovi","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5308580\/05308721.pdf?arnumber=5308721","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:21Z","timestamp":1633910361000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5308721\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":13,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2028948","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,11]]}}}