{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:47:58Z","timestamp":1694638078702},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2009,12,1]],"date-time":"2009-12-01T00:00:00Z","timestamp":1259625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/jssc.2009.2031016","type":"journal-article","created":{"date-parts":[[2009,12,18]],"date-time":"2009-12-18T18:14:49Z","timestamp":1261160089000},"page":"3539-3546","source":"Crossref","is-referenced-by-count":4,"title":["A 10-Gb\/s Receiver With Track-and-Hold-Type Linear Phase Detector and Charge-Redistribution First-Order $\\Delta\\Sigma$ Modulator in 90-nm CMOS"],"prefix":"10.1109","volume":"44","author":[{"given":"Koji","family":"Fukuda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Yamashita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fumio","family":"Yuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Goichi","family":"Ono","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryo","family":"Nemoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eiichi","family":"Suzuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Takemoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masashi","family":"Kono","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tatsuya","family":"Saito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2002.1024421"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883334"},{"key":"ref10","first-page":"164","article-title":"a 50 ms\/s 9.9 mw pipelined adc with 58 db sndr in 0.18 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex> <\/ref_formula> cmos using capacitive charge-pumps","author":"ahmed","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.824704"},{"key":"ref11","first-page":"54","article-title":"a 1.5 v 1 ma 80 db passive <ref_formula> <tex notation=\"tex\">$\\delta\\sigma$<\/tex><\/ref_formula> adc in 0.13 <ref_formula> <tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> digital cmos process","author":"chen","year":"2003","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.173101"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.1985.1074356"},{"key":"ref2","first-page":"98","article-title":"an 8 gb\/s transceiver with 3<ref_formula><tex notation=\"tex\">$\\times$<\/tex><\/ref_formula>-oversampling 2-threshold eye-tracking cdr circuit for <ref_formula><tex notation=\"tex\">$-$<\/tex> <\/ref_formula>36.8 db-loss backplane","author":"fukuda","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"244","article-title":"a 1.9 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {w}}$<\/tex><\/ref_formula> 4.4 fj\/conversion-step 10b 1 ms\/s charge-redistribution adc","author":"van elzakker","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373377"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5342337\/05342369.pdf?arnumber=5342369","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:21Z","timestamp":1633909941000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5342369\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":11,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2031016","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,12]]}}}