{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:33:42Z","timestamp":1772206422722,"version":"3.50.1"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2009,12,1]],"date-time":"2009-12-01T00:00:00Z","timestamp":1259625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/jssc.2009.2031024","type":"journal-article","created":{"date-parts":[[2009,12,18]],"date-time":"2009-12-18T18:14:49Z","timestamp":1261160089000},"page":"3560-3567","source":"Crossref","is-referenced-by-count":23,"title":["A 2.0 Gb\/s Clock-Embedded Interface for Full-HD 10-Bit 120 Hz LCD Drivers With 1\/5-Rate Noise-Tolerant Phase and Frequency Recovery"],"prefix":"10.1109","volume":"44","author":[{"given":"Koichi","family":"Yamaguchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshihiko","family":"Hori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keiichi","family":"Nakajima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazumasa","family":"Suzuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masayuki","family":"Mizuno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Hayama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1889\/1.2012589"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.1998.678240"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"2181","DOI":"10.1109\/JSSC.2003.818566","article-title":"a 40-gb\/s clock and data recovery circuit in 0.18-<formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu$<\/tex> <\/formula>m cmos technology","volume":"38","author":"lee","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1889\/1.2433277"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2005.251782"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.173101"},{"key":"ref7","first-page":"34","author":"walker","year":"2003","journal-title":"Phase-Locking in High-Performance Systems From Devices to Architectures"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1633","DOI":"10.1889\/1.2785634","article-title":"a 12-bit lcd source driver ic with point-to-point link interface","volume":"38","author":"nakajima","year":"2007","journal-title":"SID Symp Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.806284"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1889\/1.1832976"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5342337\/05342356.pdf?arnumber=5342356","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:21Z","timestamp":1633909941000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5342356\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":10,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2031024","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,12]]}}}