{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:46:43Z","timestamp":1761662803830},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2009,12,1]],"date-time":"2009-12-01T00:00:00Z","timestamp":1259625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/jssc.2009.2031026","type":"journal-article","created":{"date-parts":[[2009,12,18]],"date-time":"2009-12-18T18:14:49Z","timestamp":1261160089000},"page":"3568-3579","source":"Crossref","is-referenced-by-count":23,"title":["A 40 Gb\/s Multi-Data-Rate CMOS Transmitter and Receiver Chipset With SFI-5 Interface for Optical Transmission Systems"],"prefix":"10.1109","volume":"44","author":[{"given":"Shunichi","family":"Kaeriyama","sequence":"first","affiliation":[]},{"given":"Yasushi","family":"Amamiya","sequence":"additional","affiliation":[]},{"given":"Hidemi","family":"Noguchi","sequence":"additional","affiliation":[]},{"given":"Zin","family":"Yamazaki","sequence":"additional","affiliation":[]},{"given":"Tomoyuki","family":"Yamase","sequence":"additional","affiliation":[]},{"given":"Kenichi","family":"Hosoya","sequence":"additional","affiliation":[]},{"given":"Minoru","family":"Okamoto","sequence":"additional","affiliation":[]},{"given":"Shiro","family":"Tomari","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Yamaguchi","sequence":"additional","affiliation":[]},{"given":"Hiroaki","family":"Shoda","sequence":"additional","affiliation":[]},{"given":"Hironobu","family":"Ikeda","sequence":"additional","affiliation":[]},{"given":"Shinji","family":"Tanaka","sequence":"additional","affiliation":[]},{"given":"Tsugio","family":"Takahashi","sequence":"additional","affiliation":[]},{"given":"Risato","family":"Ohhira","sequence":"additional","affiliation":[]},{"given":"Arihide","family":"Noda","sequence":"additional","affiliation":[]},{"given":"Ken'ichiro","family":"Hijioka","sequence":"additional","affiliation":[]},{"given":"Akira","family":"Tanabe","sequence":"additional","affiliation":[]},{"given":"Sadao","family":"Fujita","sequence":"additional","affiliation":[]},{"given":"Nobuhiro","family":"Kawahara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234282"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234281"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.1985.1074356"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234285"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CSICS07.2007.40"},{"key":"ref5","first-page":"581","article-title":"a 39.8 gb\/s to 43.1 gb\/s sfi-5 compliant 16:1 multiplexer and 1:16 demultiplexer for optical communication systems","author":"krawczyk","year":"2003","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2008.4546962"},{"key":"ref8","first-page":"196","article-title":"a 40-gb\/s transceiver in 13-<formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/formula> cmos technology","author":"kim","year":"2008","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref7","first-page":"150","article-title":"circuit techniques for a 40 gb\/s transmitter in 0.13<formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/formula> cmos","author":"kim","year":"2005","journal-title":"Proc IEEE Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","first-page":"166","article-title":"a low-jitter 16:1 mux and a high-sensitivity 1:16 demux with integrated 39.8 to 43 ghz vco for oc-768 communication systems","author":"watanabe","year":"2004","journal-title":"Proc IEEE Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref9","first-page":"132","article-title":"a 34-gb\/s 2:1 mux\/cmu based on a distributed amplifier using 0.18<formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/formula> cmos","author":"singh","year":"2005","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234279"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5342337\/05342344.pdf?arnumber=5342344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:21Z","timestamp":1633909941000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5342344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":12,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2031026","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,12]]}}}