{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:04:16Z","timestamp":1761393856265},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2009,11,1]],"date-time":"2009-11-01T00:00:00Z","timestamp":1257033600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/jssc.2009.2031527","type":"journal-article","created":{"date-parts":[[2009,11,12]],"date-time":"2009-11-12T20:42:43Z","timestamp":1258058563000},"page":"3146-3162","source":"Crossref","is-referenced-by-count":20,"title":["A 0.13-$\\mu$m CMOS 6 Gb\/s\/pin Memory Transceiver Using Pseudo-Differential Signaling for Removing Common-Mode Noise Due to SSN"],"prefix":"10.1109","volume":"44","author":[{"given":"Kyung-Soo","family":"Ha","sequence":"first","affiliation":[]},{"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Seung-Jun","family":"Bae","sequence":"additional","affiliation":[]},{"given":"Kwang-Il","family":"Park","sequence":"additional","affiliation":[]},{"given":"Joo Sun","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Young-Hyun","family":"Jun","sequence":"additional","affiliation":[]},{"given":"Kinam","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014199"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891719"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034417"},{"key":"ref13","first-page":"138","article-title":"a 6 gb\/s\/pin pseudo-differential signaling using common-mode noise rejection techniques without reference signal for dram interfaces","author":"ha","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","first-page":"325","article-title":"a 500 mhz dll with second order duty cycle corrector for low jitter","author":"kim","year":"2005","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref15","first-page":"435","article-title":"clocking circuits for a 16 gb\/s memory interface","author":"wu","year":"2008","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.918913"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880617"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874270"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/82.924072"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818566"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011038"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.885977"},{"key":"ref8","first-page":"278","article-title":"a 60 nm 6 gb\/s\/pin gddr5 graphics dram with multifaced clocking and isi\/ssn-reduction techniques","author":"bae","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"112","article-title":"a 3.2 gb\/s 8b single-ended integrating dfe rx for 2-drop dram interface with internal reference voltage and digital calibration","author":"chi","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.938374"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852010"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908002"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708767"},{"key":"ref22","author":"sedra","year":"1998","journal-title":"Microelectronic Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref24","first-page":"136","article-title":"single-ended transceiver design techniques for 5.33 gb\/s graphics application","author":"partovi","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864113"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5308580\/05308593.pdf?arnumber=5308593","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:18Z","timestamp":1633909938000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5308593\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":24,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2031527","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,11]]}}}