{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T01:39:26Z","timestamp":1782351566483,"version":"3.54.5"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2009,12,1]],"date-time":"2009-12-01T00:00:00Z","timestamp":1259625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/jssc.2009.2032723","type":"journal-article","created":{"date-parts":[[2009,12,18]],"date-time":"2009-12-18T18:14:49Z","timestamp":1261160089000},"page":"3253-3263","source":"Crossref","is-referenced-by-count":380,"title":["A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD\/CP Noise is Not Multiplied by $N ^{2}$"],"prefix":"10.1109","volume":"44","author":[{"given":"Xiang","family":"Gao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eric A. M.","family":"Klumperink","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mounir","family":"Bohsali","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bram","family":"Nauta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884188"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.924852"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"},{"key":"ref14","author":"kroupa","year":"1973","journal-title":"Frequency Synthesis Theory Design and Applications"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.815932"},{"key":"ref16","first-page":"392","article-title":"a 2.2 ghz 7.6 mw sub-sampling pll with <formula formulatype=\"inline\"><tex notation=\"tex\">${- 126}{\\hbox {dbc}}\/{\\hbox {hz}}$<\/tex> <\/formula> in-band phase noise and 0.15 <formula formulatype=\"inline\"><tex notation=\"tex\">${\\hbox {ps}}_{\\rm rms}$<\/tex><\/formula> jitter in 0.18 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/formula> cmos","author":"gao","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.735707"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.841594"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847325"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835833"},{"key":"ref6","first-page":"594","article-title":"a 6.25 ghz 1 v lc-pll in 0.13 <formula formulatype=\"inline\"> <tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/formula> cmos","author":"gu","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848037"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897169"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897140"},{"key":"ref2","author":"vaucher","year":"2002","journal-title":"Architectures for RF Frequency Synthesizers"},{"key":"ref1","author":"crawford","year":"1994","journal-title":"Frequency Synthesizer Design Handbook"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref20","author":"banerjee","year":"2006","journal-title":"4th ed"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900300"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.910482"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5342337\/05342373.pdf?arnumber=5342373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:36Z","timestamp":1633909956000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5342373\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":22,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2032723","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,12]]}}}