{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T13:39:01Z","timestamp":1770557941748,"version":"3.49.0"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/jssc.2009.2034078","type":"journal-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T21:44:03Z","timestamp":1262727843000},"page":"15-22","source":"Crossref","is-referenced-by-count":30,"title":["A Chip-Stacked Memory for On-Chip SRAM-Rich SoCs and Processors"],"prefix":"10.1109","volume":"45","author":[{"given":"Hideaki","family":"Saito","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masayuki","family":"Nakajima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takumi","family":"Okamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuke","family":"Yamada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Ohuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Noriyuki","family":"Iguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshitsugu","family":"Sakamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koichi","family":"Yamaguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masayuki","family":"Mizuno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332633"},{"key":"ref3","first-page":"748","article-title":"low power architecture and design techniques for mobile handset lsi medity m2","author":"kunie","year":"2008","journal-title":"Proc ASPDAC"},{"key":"ref10","first-page":"88","article-title":"tile64processor: a 64-core soc with mesh interconnect","author":"bell","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"367","article-title":"generation of partial fpga configurations at run-time","author":"silva","year":"2008","journal-title":"Proc FPL 2008"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696226"},{"key":"ref8","first-page":"384","article-title":"muccra chips: configurable dynamically-reconfigurable processors","author":"amano","year":"2007","journal-title":"Proc of ASSCC 2007"},{"key":"ref7","article-title":"a dynamically reconfigurable processor architecture","author":"motomura","year":"2002","journal-title":"Microprocessor Report"},{"key":"ref2","first-page":"260","article-title":"a 65 nm single-chip application and dual-mode baseband processor with partial clock activation and ip-mmu","author":"naruse","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"ref1","first-page":"136","article-title":"a 600mips 120 mw 70 <ref_formula> <tex notation=\"tex\">$\\mu{\\hbox{a}}$<\/tex><\/ref_formula> leakage triple-cpu mobile application processor chip","author":"torii","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5357544\/05357565.pdf?arnumber=5357565","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:15Z","timestamp":1633914015000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5357565\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":10,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2034078","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}