{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T17:33:38Z","timestamp":1762623218947},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/jssc.2009.2034082","type":"journal-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T21:44:03Z","timestamp":1262727843000},"page":"103-110","source":"Crossref","is-referenced-by-count":35,"title":["A 4.0 GHz 291 Mb Voltage-Scalable SRAM Design in a 32 nm High-k + Metal-Gate CMOS Technology With Integrated Power Management"],"prefix":"10.1109","volume":"45","author":[{"given":"Yih","family":"Wang","sequence":"first","affiliation":[]},{"given":"Uddalak","family":"Bhattacharya","sequence":"additional","affiliation":[]},{"given":"Fatih","family":"Hamzaoglu","sequence":"additional","affiliation":[]},{"given":"Pramod","family":"Kolar","sequence":"additional","affiliation":[]},{"given":"Yong-Gee","family":"Ng","sequence":"additional","affiliation":[]},{"given":"Liqiong","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Ying","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Bohr","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034082"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523214"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221219"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418976"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342772"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-28133-9_7"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838014"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911356"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892153"},{"key":"ref3","first-page":"458","article-title":"a process-variation-tolerant dual-power-supply sram with 0.179 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}^{2}$<\/tex><\/ref_formula> cell in 40 nm cmos using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","article-title":"a 32 nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}^{2}$<\/tex> <\/ref_formula> sram cell size in a 291 mb array","author":"natarajan","year":"2008","journal-title":"IEDM Tech Dig"},{"key":"ref5","first-page":"210","article-title":"a 0.6 v 45 nm adaptive dual-rail sram compiler circuit design for lower vdd_min vlsis","author":"chen","year":"2008","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref8","first-page":"1070","article-title":"an advanced low power high performance, strained channel 65 nm technology","author":"tyagi","year":"2005","journal-title":"IEDM Tech Dig"},{"key":"ref7","article-title":"a 45 nm logic technology with high-k + metal-gate transistors, strained silicon, 9 cu interconnect layers, 193 nm dry patterning, and 100% pb-free packaging","author":"mistry","year":"2007","journal-title":"IEDM Tech Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2007.4547608"},{"key":"ref1","year":"0","journal-title":"International Technology Road Map for Semiconductors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2004.1345387"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-88497-4_3"},{"key":"ref21","first-page":"111","article-title":"45 nm sram technology development and technology lead vehicle","volume":"12","author":"bhattacharya","year":"2008","journal-title":"Intel Technology J"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5357544\/05357552.pdf?arnumber=5357552","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:19Z","timestamp":1633914019000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5357552\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":21,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2034082","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}