{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:01:17Z","timestamp":1776441677175,"version":"3.51.2"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/jssc.2009.2034408","type":"journal-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T21:44:03Z","timestamp":1262727843000},"page":"111-119","source":"Crossref","is-referenced-by-count":307,"title":["8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology"],"prefix":"10.1109","volume":"45","author":[{"given":"Uksong","family":"Kang","sequence":"first","affiliation":[]},{"given":"Hoe-Ju","family":"Chung","sequence":"additional","affiliation":[]},{"given":"Seongmoo","family":"Heo","sequence":"additional","affiliation":[]},{"given":"Duk-Ha","family":"Park","sequence":"additional","affiliation":[]},{"given":"Hoon","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jin Ho","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Soon-Hong","family":"Ahn","sequence":"additional","affiliation":[]},{"given":"Soo-Ho","family":"Cha","sequence":"additional","affiliation":[]},{"given":"Jaesung","family":"Ahn","sequence":"additional","affiliation":[]},{"given":"DukMin","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Jae-Wook","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Han-Sung","family":"Joo","sequence":"additional","affiliation":[]},{"given":"Woo-Seop","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Dong Hyeon","family":"Jang","sequence":"additional","affiliation":[]},{"given":"Nam Seog","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jung-Hwan","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Tae-Gyeong","family":"Chung","sequence":"additional","affiliation":[]},{"given":"Jei-Hwan","family":"Yoo","sequence":"additional","affiliation":[]},{"given":"Joo Sun","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Changhyun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Young-Hyun","family":"Jun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523281"},{"key":"ref3","first-page":"220","article-title":"highly cost effective and high performance 65 nm s3 (stacked single-crystal si) sram technology with 25f2, 0.16 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu$<\/tex><\/formula>m<formula formulatype=\"inline\"><tex notation=\"tex\">$^2$<\/tex><\/formula> cell and doubly stacked sstft cell transistors for ultra high density and high speed applications","author":"jung","year":"2005","journal-title":"Symp VLSI Technology Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.877252"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705326"},{"key":"ref5","first-page":"268","article-title":"three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip","author":"burns","year":"2001","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346849"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"ref7","first-page":"525","article-title":"implementing caches in a 3-d technology for high performance processors","author":"puttaswamy","year":"2005","journal-title":"Proc IEEE Int Conf Computer Design"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.882043"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388561"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5357544\/05357550.pdf?arnumber=5357550","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:02Z","timestamp":1633914002000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5357550\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":12,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2034408","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}