{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:04:19Z","timestamp":1766268259509},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/jssc.2009.2034414","type":"journal-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T21:44:03Z","timestamp":1262727843000},"page":"142-152","source":"Crossref","is-referenced-by-count":51,"title":["A 1.6 GB\/s DDR2 128 Mb Chain FeRAM With Scalable Octal Bitline and Sensing Schemes"],"prefix":"10.1109","volume":"45","author":[{"given":"Hidehiro","family":"Shiga","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daisaburo","family":"Takashima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shin-ichiro","family":"Shiratake","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katsuhiko","family":"Hoya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tadashi","family":"Miyakawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryu","family":"Ogiwara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryo","family":"Fukuda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryosuke","family":"Takizawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kosuke","family":"Hatsuda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fumiyoshi","family":"Matsuoka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasushi","family":"Nagadomi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daisuke","family":"Hashimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hisaaki","family":"Nishimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Hioka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sumiko","family":"Doumae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shoichi","family":"Shimizu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitsumo","family":"Kawano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toyoki","family":"Taguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yohji","family":"Watanabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuso","family":"Fujii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tohru","family":"Ozaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"Kanaya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshinori","family":"Kumura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshiro","family":"Shimojo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuki","family":"Yamada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshihiro","family":"Minami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Susumu","family":"Shuto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"Yamakawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soichi","family":"Yamazaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Iwao","family":"Kunishima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Hamamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akihiro","family":"Nitayama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tohru","family":"Furuyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.916028"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493865"},{"key":"ref12","first-page":"478","article-title":"a 0.13 <formula formulatype=\"inline\"> <tex notation=\"tex\">$\\mu$<\/tex><\/formula>m 2.125 mb 23.5 ns embedded flash with 2 gb\/s read throughput for automotive microcontrollers","author":"demi","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","first-page":"218","article-title":"high-density and high-speed 128 mb chain feram with sdram-compatible ddr2 interface","author":"shimojo","year":"2009","journal-title":"Symp VLSI Technology Dig Tech Papers"},{"key":"ref14","article-title":"a 128 mb chainferam and system designs for hdd application and enhanced hdd performance","author":"takashima","year":"2009","journal-title":"IEEE A-SSCC Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818161"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.668994"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034414"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2034380"},{"key":"ref8","first-page":"426","article-title":"a 50 nm 8 gb nand flash memory with 100 mb\/s program throughput and 200 mb\/s ddr interface","author":"nobunaga","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"477","article-title":"a 16 mb mram with fork wiring scheme and burst modes","author":"iwata","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","article-title":"nand flash memory and system designs for ssd application","author":"takashima","year":"2009","journal-title":"IEEE ISSCC Forum of SSD Memory Subsystem Innovation"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1989.48273"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5357544\/05357566.pdf?arnumber=5357566","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:02Z","timestamp":1633914002000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5357566\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":14,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2034414","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}