{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T13:55:12Z","timestamp":1767707712364},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/jssc.2009.2034417","type":"journal-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T21:44:03Z","timestamp":1262727843000},"page":"120-133","source":"Crossref","is-referenced-by-count":32,"title":["A 75 nm 7 Gb\/s\/pin 1 Gb GDDR5 Graphics Memory Device With Bandwidth Improvement Techniques"],"prefix":"10.1109","volume":"45","author":[{"given":"Rex","family":"Kho","sequence":"first","affiliation":[]},{"given":"David","family":"Boursin","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Brox","sequence":"additional","affiliation":[]},{"given":"Peter","family":"Gregorius","sequence":"additional","affiliation":[]},{"given":"Heinz","family":"Hoenigschmid","sequence":"additional","affiliation":[]},{"given":"Bianka","family":"Kho","sequence":"additional","affiliation":[]},{"given":"Sabine","family":"Kieser","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Kehrer","sequence":"additional","affiliation":[]},{"given":"Maksim","family":"Kuzmenka","sequence":"additional","affiliation":[]},{"given":"Udo","family":"Moeller","sequence":"additional","affiliation":[]},{"given":"Pavel Veselinov","family":"Petkov","sequence":"additional","affiliation":[]},{"given":"Manfred","family":"Plan","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Richter","sequence":"additional","affiliation":[]},{"given":"Ian","family":"Russell","sequence":"additional","affiliation":[]},{"given":"Kai","family":"Schiller","sequence":"additional","affiliation":[]},{"given":"Ronny","family":"Schneider","sequence":"additional","affiliation":[]},{"given":"Kartik","family":"Swaminathan","sequence":"additional","affiliation":[]},{"given":"Bradley","family":"Weber","sequence":"additional","affiliation":[]},{"given":"Julien","family":"Weber","sequence":"additional","affiliation":[]},{"given":"Ingo","family":"Bormann","sequence":"additional","affiliation":[]},{"given":"Fabien","family":"Funfrock","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Gjukic","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Spirkl","sequence":"additional","affiliation":[]},{"given":"Holger","family":"Steffens","sequence":"additional","affiliation":[]},{"given":"J\u00d6rg","family":"Weller","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Hein","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"537","article-title":"a 2 gb\/s\/pin 512 mb graphics dram with noise reduction techniques","author":"brox","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC 2006) Dig Tech Papers"},{"key":"ref3","article-title":"phase-tolerant latency control for a combination 512 mb 2.0 gb\/s\/pin gddr3 and 2.5 gb\/s\/pin gddr4 sdram","author":"johnson","year":"0","journal-title":"IEEE ISSCC 2007"},{"key":"ref10","article-title":"transfer functions for the reference clock jitter in a serial link: theory and applications in pci express","author":"li","year":"0","journal-title":"DesignCon 2005"},{"key":"ref6","year":"0","journal-title":"GDDR5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2005.857118"},{"key":"ref5","article-title":"cascading techniques for a high-speed memory interface","author":"gu","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC 2007) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.568834"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906191"},{"key":"ref9","article-title":"single-ended transceiver design techniques for 5.33 gb\/s graphics applications","author":"partovi","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908002"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5357544\/05357554.pdf?arnumber=5357554","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:01Z","timestamp":1633914001000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5357554\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":11,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2034417","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}