{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T16:17:30Z","timestamp":1773505050173,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2009,12,1]],"date-time":"2009-12-01T00:00:00Z","timestamp":1259625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/jssc.2009.2035553","type":"journal-article","created":{"date-parts":[[2009,12,18]],"date-time":"2009-12-18T18:14:49Z","timestamp":1261160089000},"page":"3621-3630","source":"Crossref","is-referenced-by-count":69,"title":["A 1.05 V 1.6 mW, 0.45 $^{\\circ}$C 3$\\sigma$ Resolution $\\Sigma\\Delta$ Based Temperature Sensor With Parasitic Resistance Compensation in 32 nm Digital CMOS Process"],"prefix":"10.1109","volume":"44","author":[{"given":"Hasnain","family":"Lakdawala","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y. William","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Greg","family":"Taylor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnamurthy","family":"Soumyanath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"northrup","year":"1912","journal-title":"Methods of Measuring Electrical Resistance"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/5.542410"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.508205"},{"key":"ref13","author":"streetman","year":"0","journal-title":"Solid State Electronic Devices"},{"key":"ref14","author":"johns","year":"1997","journal-title":"Analog Integrated Circuit Design"},{"key":"ref15","first-page":"1208","article-title":"sigma delta adc with accurate dynamic reference for temperature sensing and voltage monitoring","author":"saputra","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Systems (ISCAS)"},{"key":"ref16","first-page":"93","article-title":"managing process variation in intel's 45 nm cmos technology","author":"kuhn","year":"2008","journal-title":"Intel Technol J"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.18585"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.62165"},{"key":"ref19","author":"schreier","year":"2005","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref4","first-page":"152","article-title":"a 1.1 v <ref_formula> <tex notation=\"tex\">$35\\ \\mu{\\hbox {m}}\\times 35\\ \\mu{\\hbox {m}}$<\/tex><\/ref_formula> thermal sensor with supply voltage sensitivity of 2 <ref_formula><tex notation=\"tex\">$^{\\circ} \\hbox{c}$<\/tex><\/ref_formula>\/10%-supply for thermal management on the sx-9 supercomputer","author":"saneyoshi","year":"2008","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859902"},{"key":"ref6","first-page":"340","article-title":"a 1.05 v 1.6 mw, 0.45 <ref_formula> <tex notation=\"tex\">$^{\\circ} \\hbox{c}$<\/tex><\/ref_formula> <ref_formula> <tex notation=\"tex\">$3\\sigma$<\/tex><\/ref_formula> resolution <ref_formula> <tex notation=\"tex\">$\\delta\\sigma$<\/tex><\/ref_formula> based temperature sensor with parasitic resistance compensation in 32 nm digital cmos process","author":"li","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0733"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858476"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1007\/1-4020-5258-8","author":"pertijs","year":"2006","journal-title":"Precision Temperature Sensors in CMOS Technology"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405718"},{"key":"ref1","first-page":"58","article-title":"a family of 45 nm ia processors","author":"kumar","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2004.826742"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544358"},{"key":"ref22","first-page":"1","article-title":"a 32 nm logic technology featuring 2nd-generation high-k+ metal-gate transistors, enhanced channel strain and 0.171 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}^{2}$<\/tex> <\/ref_formula> sram cell size in a 291 mb array","author":"natarajan","year":"2008","journal-title":"Int Electron Devices Meeting (IEDM) Tech Dig"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.90025"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5342337\/05342342.pdf?arnumber=5342342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,27]],"date-time":"2023-05-27T23:16:38Z","timestamp":1685229398000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5342342\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":22,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2035553","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,12]]}}}