{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T02:59:49Z","timestamp":1778122789745,"version":"3.51.4"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/jssc.2009.2036761","type":"journal-article","created":{"date-parts":[[2010,2,12]],"date-time":"2010-02-12T14:28:54Z","timestamp":1265984934000},"page":"447-457","source":"Crossref","is-referenced-by-count":67,"title":["Power Efficient Gigabit Communication Over Capacitively Driven RC-Limited On-Chip Interconnects"],"prefix":"10.1109","volume":"45","author":[{"given":"Eisse","family":"Mensink","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dani\u00ebl","family":"Schinkel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric A. M.","family":"Klumperink","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ed","family":"van Tuijl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bram","family":"Nauta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465542"},{"key":"ref11","first-page":"186","article-title":"driver pre-emphasis techniques for on-chip global buses","author":"zhang","year":"2005","journal-title":"Proc Int Symp Low Power Electronics and Design (ISLPED)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICVC.1999.820940"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373469"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373470"},{"key":"ref15","first-page":"314","article-title":"a double-tail latch-type voltage sense amplifier with 18 ps setup+hold time","author":"schinkel","year":"2007","journal-title":"IEEE Int Solid State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893661"},{"key":"ref17","author":"mensink","year":"2007","journal-title":"High-speed global on-chip interconnects and transceivers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346611"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001949"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/81.841866"},{"key":"ref5","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859880"},{"key":"ref2","author":"nurmi","year":"2004","journal-title":"Interconnect-Centric Design for Advanced SoC and NoC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862351"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910807"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870922"},{"key":"ref21","first-page":"18","article-title":"near speed-of-light on-chip electrical interconnect","author":"chang","year":"2002","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696207"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5405130\/05405156.pdf?arnumber=5405156","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:29Z","timestamp":1633914029000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5405156\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":23,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2036761","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2]]}}}