{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,27]],"date-time":"2024-08-27T09:51:08Z","timestamp":1724752268967},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2010,4,1]],"date-time":"2010-04-01T00:00:00Z","timestamp":1270080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/jssc.2010.2040115","type":"journal-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T19:51:57Z","timestamp":1269460317000},"page":"863-868","source":"Crossref","is-referenced-by-count":25,"title":["A 4 kb Metal-Fuse OTP-ROM Macro Featuring a 2 V Programmable 1.37 $\\mu$m$^{2}$<i>1T1R<\/i> Bit Cell in 32 nm High-k Metal-Gate CMOS"],"prefix":"10.1109","volume":"45","author":[{"given":"Sarvesh H.","family":"Kulkarni","sequence":"first","affiliation":[]},{"given":"Zhanping","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Jun","family":"He","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"M. Brian","family":"Pedersen","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"247","article-title":"a 45 nm logic technology with high-k+metal gate transistors, strained silicon, 9 cu interconnect layers, 193 nm dry patterning, and 100% pb-free packaging","author":"mistry","year":"2007","journal-title":"Proc IEDM"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342771"},{"key":"ref6","first-page":"28","article-title":"high-density 3-d metal-fuse prom featuring 1.37 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu$<\/tex><\/formula>m<formula formulatype=\"inline\"><tex notation=\"tex\">$^{2}$<\/tex><\/formula> 1t1r bit cell in 32 nm high-k metal-gate cmos technology","author":"kulkarni","year":"2009","journal-title":"2009 Symp VLSI Circuits"},{"key":"ref5","first-page":"941","article-title":"a 32 nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171 <formula formulatype=\"inline\"> <tex notation=\"tex\">$\\mu$<\/tex><\/formula>m<formula formulatype=\"inline\"><tex notation=\"tex\">$^{2}$<\/tex><\/formula> sram cell size in a 291 mb array","author":"natarajan","year":"2008","journal-title":"Proc IEDM"},{"key":"ref8","first-page":"657","article-title":"a 65 nm logic technology featuring 35 nm gate lengths, enhanced channel strain, 8 cu interconnect layers, low-k ild and 0.57 <formula formulatype=\"inline\"> <tex notation=\"tex\">$\\mu$<\/tex><\/formula>m<formula formulatype=\"inline\"><tex notation=\"tex\">$^{2}$<\/tex><\/formula> sram cell","author":"bai","year":"2004","journal-title":"Proc IEDM"},{"key":"ref7","first-page":"30","article-title":"a 1.25 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu$<\/tex> <\/formula>m<formula formulatype=\"inline\"><tex notation=\"tex\">$^{2}$<\/tex> <\/formula> cell 32 kb electrical fuse memory in 32 nm cmos with 700 mv vddmin and parallel\/serial interface","author":"chung","year":"2009","journal-title":"2009 Symp VLSI Circuits"},{"key":"ref2","first-page":"406","article-title":"a commercial field-programmable dense efuse array memory with 99.999% sense yield for 45 nm soi cmos","author":"uhlmann","year":"2008","journal-title":"IEEE ISSCC Dig"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034082"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1997.650515"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5437471\/05437478.pdf?arnumber=5437478","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:47:35Z","timestamp":1633913255000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5437478\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":9,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2040115","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,4]]}}}