{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,12]],"date-time":"2026-07-12T04:16:39Z","timestamp":1783829799295,"version":"3.55.0"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2010,4,1]],"date-time":"2010-04-01T00:00:00Z","timestamp":1270080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/jssc.2010.2040117","type":"journal-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T19:51:57Z","timestamp":1269460317000},"page":"909-920","source":"Crossref","is-referenced-by-count":105,"title":["A 21-Gb\/s 87-mW Transceiver With FFE\/DFE\/Analog Equalizer in 65-nm CMOS Technology"],"prefix":"10.1109","volume":"45","author":[{"given":"Huaide","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jri","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"436","article-title":"a 12.5 gb\/s serdes in 65 nm cmos using a baud-rate adc with digital receiver equalization and clock recovery","author":"harwood","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"438","article-title":"a 250 mw full-rate 10 gb\/s transceiver core in 90 nm cmos using a tri-state binary pd with 100 ps gated digital output","author":"masuda","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493870"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494002"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848180"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696052"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405734"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342746"},{"key":"ref18","first-page":"50","article-title":"a 21-gb\/s 87-mw transceiver with ffe\/dfe\/linear equalizer in 65-nm cmos technology","author":"wang","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref4","first-page":"41","article-title":"a 0.3-<formula formulatype=\"inline\"> <tex notation=\"tex\">$\\mu{\\hbox{m}}$<\/tex><\/formula> cmos 8-gb\/s 4-pam serial link transceiver","author":"farjad-rad","year":"1999","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759289"},{"key":"ref6","first-page":"363","article-title":"an adaptive pam-4 5 gb\/s backplane transceiver in 0.25-<formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu{\\hbox{m}}$<\/tex> <\/formula> cmos","author":"sonntag","year":"2002","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref5","first-page":"250","article-title":"embedded low-cost 1.2 gb\/s inter-ic serial data link in <formula formulatype=\"inline\"><tex notation=\"tex\">$0.35\\mu{\\hbox{m}}$<\/tex> <\/formula> cmos","author":"besten","year":"2000","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"1334","article-title":"a 20 gb\/s embedded clock transceiver in 90 nm cmos","author":"jaussi","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493868"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1997.623812"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705321"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585371"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001934"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.364436"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880629"},{"key":"ref24","first-page":"218","article-title":"a 40 gb\/s decision feedback equalizer using back-gate feedback technique","author":"hsieh","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref23","first-page":"216","article-title":"a 19 gb\/s 38 mw 1-tap speculative dfe receiver in 90 nm cmos","author":"turker","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884342"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5437471\/05437490.pdf?arnumber=5437490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:47:35Z","timestamp":1633913255000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5437490\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":25,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2040117","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,4]]}}}