{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T02:37:11Z","timestamp":1772073431499,"version":"3.50.1"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2010,4,1]],"date-time":"2010-04-01T00:00:00Z","timestamp":1270080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/jssc.2010.2040229","type":"journal-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T19:51:57Z","timestamp":1269460317000},"page":"880-888","source":"Crossref","is-referenced-by-count":34,"title":["A 31 ns Random Cycle VCAT-Based 4F$^{2}$ DRAM With Manufacturability and Enhanced Cell Efficiency"],"prefix":"10.1109","volume":"45","author":[{"given":"Ki-Whan","family":"Song","sequence":"first","affiliation":[]},{"given":"Jin-Young","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jae-Man","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Sua","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Huijung","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hyun-Woo","family":"Chung","sequence":"additional","affiliation":[]},{"given":"Hyungi","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Kanguk","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hwan-Wook","family":"Park","sequence":"additional","affiliation":[]},{"given":"Hyun Chul","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Nam-Kyun","family":"Tak","sequence":"additional","affiliation":[]},{"given":"Dukha","family":"Park","sequence":"additional","affiliation":[]},{"given":"Woo-Seop","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Yeong-Taek","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Yong Chul","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Gyo-Young","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Jeihwan","family":"Yoo","sequence":"additional","affiliation":[]},{"given":"Donggun","family":"Park","sequence":"additional","affiliation":[]},{"given":"Kyungseok","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Changhyun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Young-Hyun","family":"Jun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"714","DOI":"10.1109\/IEDM.1985.191075","article-title":"a trench transistor cross-point dram cell","author":"richardson","year":"1985","journal-title":"1985 International Electron Devices Meeting"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1988.32796"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2003.1252598"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.826512"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419067"},{"key":"ref3","first-page":"391","article-title":"cob stack dram cell technology beyond 100 nm technology node","author":"park","year":"2001","journal-title":"IEDM Tech Dig"},{"key":"ref6","first-page":"131","article-title":"surrounding gate select transistor for <formula formulatype=\"inline\"><tex notation=\"tex\">${\\hbox{4f}}^{2}$<\/tex> <\/formula> stacked gbit dram","author":"hofmann","year":"2001","journal-title":"ESSDERC Dig"},{"key":"ref5","first-page":"133","article-title":"a vertical <formula formulatype=\"inline\"> <tex notation=\"tex\">$\\phi$<\/tex><\/formula>-shape transistor <formula formulatype=\"inline\"> <tex notation=\"tex\">$(\\hbox{v} \\phi \\hbox{t})$<\/tex><\/formula> cell for 1 gbit dram and beyond","author":"maeda","year":"2004","journal-title":"VLSI Tech Dig"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.406391"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2006.305083"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418854"},{"key":"ref1","year":"2007","journal-title":"Process Integration Devices and Structures"},{"key":"ref9","first-page":"132","article-title":"a 31 ns random cycle vcat-based <formula formulatype=\"inline\"><tex notation=\"tex\">${\\hbox{4f}}^{2}$<\/tex><\/formula> dram with enhanced cell efficiency","author":"song","year":"2009","journal-title":"VLSI Circuits Symp"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5437471\/05437489.pdf?arnumber=5437489","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:47:39Z","timestamp":1633913259000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5437489\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":13,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2040229","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,4]]}}}