{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:59:23Z","timestamp":1761580763645},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2010,4,1]],"date-time":"2010-04-01T00:00:00Z","timestamp":1270080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/jssc.2010.2042249","type":"journal-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T19:51:57Z","timestamp":1269460317000},"page":"707-718","source":"Crossref","is-referenced-by-count":43,"title":["A Background Self-Calibrated 6b 2.7 GS\/s ADC With Cascade-Calibrated Folding-Interpolating Architecture"],"prefix":"10.1109","volume":"45","author":[{"given":"Yuji","family":"Nakajima","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akemi","family":"Sakaguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshio","family":"Ohkido","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norihito","family":"Kato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuya","family":"Matsumoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michio","family":"Yotsuyanagi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493976"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332695"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977315"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488635"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696294"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839772"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042249"},{"key":"ref17","first-page":"568","article-title":"a 90 nm cmos 1.2 v 6b 1 gs\/s two-step subranging adc","author":"figueiredo","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","first-page":"66","article-title":"a 7b 1.1 gs\/s reconfigurable time-interleaved adc in 90 nm cmos","author":"hsu","year":"2007","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref19","first-page":"542","article-title":"a 32 mw 1.25 gs\/s 6b 2b\/step sar adc in 0.13 um cmos","author":"cao","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.822415"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.813584"},{"key":"ref6","first-page":"12","article-title":"a low power 6-bit flash adc with reference voltage and common-mode calibration","author":"chen","year":"2008","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836242"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2002.805119"},{"key":"ref7","first-page":"1732","article-title":"a background comparator calibration technique for flash analog-to-digital converters","volume":"52","author":"huang","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585304"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1991.689113"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.816921"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342767"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585934"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5437471\/05437477.pdf?arnumber=5437477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:37:17Z","timestamp":1633916237000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5437477\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":21,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2042249","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,4]]}}}