{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T21:08:55Z","timestamp":1694639335712},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2010,4,1]],"date-time":"2010-04-01T00:00:00Z","timestamp":1270080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/jssc.2010.2042250","type":"journal-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T19:51:57Z","timestamp":1269460317000},"page":"781-792","source":"Crossref","is-referenced-by-count":8,"title":["A Phase-Selecting Digital Phase-Locked Loop With Bandwidth Tracking in 65-nm CMOS Technology"],"prefix":"10.1109","volume":"45","author":[{"given":"Ping-Hsuan","family":"Hsieh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jay","family":"Maxey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Kong Ken","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634842"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2011577"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref31","first-page":"94","article-title":"bang-bang digital plls at 11 and 20 ghz with sub-200 fs integrated jitter for high-speed serial communication applications","author":"rylyakov","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref30","first-page":"516","article-title":"a modular all-digital pll architecture enabling both 1-to-2 ghz and 24-to-32 ghz operation in 65 nm cmos","author":"rylyakov","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889458"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010109"},{"key":"ref34","author":"kim","year":"2002","journal-title":"Design of CMOS adaptive-supply serial links"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.568843"},{"key":"ref40","author":"wong","year":"2002","journal-title":"Comparison of digital offset compensation in comparators"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818566"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900289"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835833"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493917"},{"key":"ref15","first-page":"598","article-title":"a combined dynamic and static frequency divider for a 40 ghz pll in 80 nm cmos","author":"buren","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870766"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922719"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.375961"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807398"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.165341"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1992.591831"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818298"},{"key":"ref29","first-page":"340","article-title":"a low-noise, wide-bw 3.6 ghz digital <ref_formula><tex notation=\"tex\">$\\delta\\sigma$<\/tex><\/ref_formula> fractional-n frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation","author":"hsu","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234366"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/CICC.1997.606581","article-title":"a 0.25 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> cmos\/simox pll clock generator embedded in a gate array lsi with 5 to 400 mhz lock range","author":"sutoh","year":"1997","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.753684"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818300"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688088"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref46","article-title":"a bandwidth tracking technique for a 65 nm cmos digital phase-locked loop","author":"hsieh","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807405"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2025406"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826333"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280833"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332807"},{"key":"ref42","first-page":"91","article-title":"<?pub _nolinebreak?>frequency-hopping<?pub \/_nolinebreak?> vernier clock generators for multiple clock domain socs","author":"kodama","year":"2008","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705297"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1002\/0470041951"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494123"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/4.341736"},{"key":"ref26","first-page":"305","article-title":"a 0.6 ghz to 2 ghz digital pll with wide tracking range","author":"kratyuk","year":"2007","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/4.508200"},{"key":"ref25","first-page":"222","article-title":"a 2.8 gb\/s all digital cdr with a 10b monotonic dco","author":"oh","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5437471\/05437483.pdf?arnumber=5437483","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:37:17Z","timestamp":1633916237000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5437483\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":47,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2042250","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,4]]}}}