{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T08:40:40Z","timestamp":1778575240503,"version":"3.51.4"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/jssc.2010.2046235","type":"journal-article","created":{"date-parts":[[2010,6,15]],"date-time":"2010-06-15T18:13:07Z","timestamp":1276625587000},"page":"1137-1149","source":"Crossref","is-referenced-by-count":89,"title":["A Dynamic Phase Error Compensation Technique for Fast-Locking Phase-Locked Loops"],"prefix":"10.1109","volume":"45","author":[{"given":"Wei-Hao","family":"Chiu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Hsiang","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Hsien","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425729"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.871321"},{"key":"ref12","first-page":"468","article-title":"new fast-lock pll for mobile gsm gprs applications","author":"memmler","year":"2000","journal-title":"Proc ESSCIRC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914281"},{"key":"ref14","first-page":"394","article-title":"an edge-missing compensator for fast-settling wide-locking-range plls","author":"chien","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","first-page":"128","article-title":"a 5 ghz phase-locked loop using dynamic phase-error compensation technique for fast settling in 0.18-<ref_formula> <tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> cmos","author":"chiu","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811874"},{"key":"ref17","first-page":"341","author":"razavi","year":"2003","journal-title":"Design of Integrated Circuits for Optical Communications"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889360"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"424","DOI":"10.1109\/4.910481","article-title":"A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop","volume":"36","author":"lin","year":"2001","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903060"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2007.911980"},{"key":"ref6","author":"shu","year":"2005","journal-title":"CMOS PLL Synthesizers?Analysis and Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819089"},{"key":"ref8","first-page":"411","article-title":"4.2 mw cmos frequency synthesizer for 2.4 ghz zigbee application with fast settling time performance","author":"shin","year":"2006","journal-title":"Microwave Symp Dig"},{"key":"ref7","first-page":"741","article-title":"a fast-settling pll frequency synthesizer with direct frequency presetting","author":"kuang","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"192","article-title":"a 10 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {s}}$<\/tex> <\/ref_formula> fast switching pll synthesizer for a gsm\/edge base-station","author":"keaveney","year":"2004","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379743"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.839909"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5482512\/05482522.pdf?arnumber=5482522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T04:24:50Z","timestamp":1640233490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5482522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":19,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2046235","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,6]]}}}