{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:24:23Z","timestamp":1782969863645,"version":"3.54.5"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/jssc.2010.2047439","type":"journal-article","created":{"date-parts":[[2010,7,27]],"date-time":"2010-07-27T18:51:14Z","timestamp":1280256674000},"page":"1533-1541","source":"Crossref","is-referenced-by-count":9,"title":["A 5 Gbps 0.13 $\\mu$m CMOS Pilot-Based Clock and Data Recovery Scheme for High-Speed Links"],"prefix":"10.1109","volume":"45","author":[{"given":"Mahmoud Reza","family":"Ahmadi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amir","family":"Amirkhany","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ramesh","family":"Harjani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"559","article-title":"a 10 gb\/s receiver with linear backplane equalization and mixer-based self-aligned cdr","author":"erba","year":"2008","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref11","year":"0","journal-title":"HyperTransport Standard"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.953478"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.309909"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839771"},{"key":"ref15","first-page":"557","article-title":"a 5 gbps 0.13 <ref_formula> <tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> cmos pilot-based clock and data recovery scheme for high-speed links","author":"ahmadi","year":"2009","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref16","year":"2008","journal-title":"Signaling with superimposed clock and data signals"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.766815"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1963.2686"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2004.839326"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864113"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2006.548"},{"key":"ref5","first-page":"70","article-title":"12 gb\/s duobinary signaling with 2 <ref_formula> <tex notation=\"tex\">$\\times$<\/tex><\/ref_formula> oversampled edge equalization","author":"yamaguchi","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373377"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342757"},{"key":"ref2","author":"razavi","year":"2003","journal-title":"Design of Integrated Circuits for Optical Communications"},{"key":"ref9","first-page":"557","article-title":"full-rate injection-locked 10.3 gb\/s clock and data recovery circuit in a 45 ghz-ft sige process","author":"zhan","year":"2005","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405820"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239377"},{"key":"ref21","author":"lee","year":"1998","journal-title":"The Design of CMOS Radio-Frequency Integrated Circuits"},{"key":"ref24","year":"0","journal-title":"JEDEC Solid state Technology Association"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856576"},{"key":"ref25","first-page":"184","article-title":"a 650 mb\/s-to-8 gb\/s referenceless cdr circuit with automatic acquisition of data rate","author":"lee","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5518480\/05518503.pdf?arnumber=5518503","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:38Z","timestamp":1633913018000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5518503\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":25,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2047439","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2010,8]]}}}