{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T22:17:04Z","timestamp":1757456224009},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/jssc.2010.2048136","type":"journal-article","created":{"date-parts":[[2010,7,27]],"date-time":"2010-07-27T18:51:14Z","timestamp":1280256674000},"page":"1522-1532","source":"Crossref","is-referenced-by-count":5,"title":["A 3$\\,\\times\\,$3.8 Gb\/s Four-Wire High Speed I\/O Link Based on CDMA-Like Crosstalk Cancellation"],"prefix":"10.1109","volume":"45","author":[{"given":"Tzu-Chien","family":"Hsueh","sequence":"first","affiliation":[]},{"given":"Pin-En","family":"Su","sequence":"additional","affiliation":[]},{"given":"Sudhakar","family":"Pamarti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"haykin","year":"2001","journal-title":"Communication Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.850699"},{"key":"ref12","first-page":"263","article-title":"a 20 gb\/s forwarded clock transceiver in 90 nm cmos","author":"casper","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917522"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.568834"},{"key":"ref15","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref16","author":"proakis","year":"2005","journal-title":"Fundamentals of Communication Systems"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917520"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819121"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240903"},{"key":"ref4","author":"thierauf","year":"2004","journal-title":"High-Speed Circuit Board Signal Integrity"},{"key":"ref27","first-page":"213","article-title":"a 10 gb\/s 5-tap-dfe\/4-tap-ffe transceiver in 90 nm cmos","author":"meghelli","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref6","first-page":"138","article-title":"a 6 gb\/s\/pin pseudo-differential signaling using common-mode noise rejection techniques without reference signal for dram interfaces","author":"ha","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011038"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.2001.915553"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346612"},{"key":"ref2","year":"0","journal-title":"Assembly and Packaging White Paper on System Level Integration"},{"key":"ref1","first-page":"121","article-title":"a 3 <ref_formula><tex notation=\"tex\">$\\times$<\/tex> <\/ref_formula> 3.8 gb\/s four-wire high speed i\/o link based on cdma-like crosstalk cancellation","author":"hsueh","year":"2009","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864117"},{"key":"ref20","author":"lawday","year":"2008","journal-title":"A Signal Integrity Engineer's Companion"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.340422"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"key":"ref24","author":"razavi","year":"2003","journal-title":"Design of Integrated Circuits for Optical Communications"},{"key":"ref23","author":"yeung","year":"2002","journal-title":"Design of high-performance and low-cost parallel links"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494101"},{"key":"ref25","author":"rabaey","year":"2003","journal-title":"Digital Integrated CircuitsA Design Perspective"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5518480\/05518500.pdf?arnumber=5518500","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:42Z","timestamp":1633913022000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5518500\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":27,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2048136","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2010,8]]}}}