{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:47:56Z","timestamp":1761662876702},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/jssc.2010.2048149","type":"journal-article","created":{"date-parts":[[2010,7,27]],"date-time":"2010-07-27T18:51:14Z","timestamp":1280256674000},"page":"1615-1626","source":"Crossref","is-referenced-by-count":52,"title":["A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing"],"prefix":"10.1109","volume":"45","author":[{"given":"Davide","family":"Rossi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabio","family":"Campi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simone","family":"Spolzino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefano","family":"Pucillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Guerrieri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-2427-5_15"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090628"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2009.5335665"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-2427-5_17"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-2427-5_5"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311270"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-005-0289-9"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909328"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007158"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320889"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2007.4427440"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859896"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"ref13","first-page":"749","article-title":"nomadik(r): amobile multimedia application processor platform","year":"2007","journal-title":"Proc Asia-South Pacific Conf Design Automation (ASP-DAC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/54.953269"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2009.5335668"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403700"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2009.5335668"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-2427-5_9"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213334"},{"key":"ref28","first-page":"217","author":"pulini","year":"2009","journal-title":"Dynamic System Reconfiguration in Heterogeneous Platforms"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275164"},{"key":"ref27","year":"0","journal-title":"Abound Logic Embedded FPGA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-2427-5_6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.881217"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839320"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2005.1595648"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364559"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411133"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859319"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364617"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403724"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5518480\/05518487.pdf?arnumber=5518487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:42Z","timestamp":1633913022000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5518487\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":40,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2048149","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2010,8]]}}}