{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T10:27:13Z","timestamp":1777631233901,"version":"3.51.4"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/jssc.2010.2048496","type":"journal-article","created":{"date-parts":[[2010,6,15]],"date-time":"2010-06-15T18:13:07Z","timestamp":1276625587000},"page":"1234-1245","source":"Crossref","is-referenced-by-count":58,"title":["A Differential Data-Aware Power-Supplied (D$^{2}$AP) 8T SRAM Cell With Expanded Write\/Read Stabilities for Lower VDDmin Applications"],"prefix":"10.1109","volume":"45","author":[{"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jui-Jen","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuang-Ting","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yung-Chi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yen-Hui","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robin","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung-Jen","family":"Liao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"Yamauchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"560","article-title":"a 100 mhz to 1 ghz, 0.35 v to 1.5 v supply 256 <ref_formula><tex notation=\"tex\">$\\times$<\/tex><\/ref_formula> 64 sram block using symmetrized 9t sram cell with controlled read","author":"verkila","year":"2008","journal-title":"Proc VLSI Design Conf"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915499"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886397"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020201"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342738"},{"key":"ref34","first-page":"254","article-title":"a 45 nm 2port 8t-sram using hierarchical replica bitline technique with immunity from simultaneous r\/w access issues","author":"ishikura","year":"2007","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479707"},{"key":"ref40","first-page":"2592","article-title":"a 256 kb subthreshold sram in 65 nm cmos","author":"calhoun","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"458","article-title":"a process-variation-tolerant dual-power-supply sram with 0.179 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}2$<\/tex><\/ref_formula> cell in 40 nm cmos using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609437"},{"key":"ref13","first-page":"1","article-title":"scaling of 32 nm low power sram with high-k metal gate","author":"yang","year":"2008","journal-title":"Int Electron Devices Meeting (IEDM) Tech Dig"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917506"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373427"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523220"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.11.063"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864124"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850895"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705289"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2007.4545460"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907998"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref9","first-page":"386","article-title":"a 100 nm double-stacked 500 mhz 72 mb separate-i\/o synchronous sram with automatic cell-bias scheme and adaptive block redundancy","author":"sohn","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839787"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586010"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048496"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696322"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"key":"ref21","first-page":"2572","article-title":"a 4.2 ghz 0.3 <ref_formula> <tex notation=\"tex\">${\\hbox {mm}}^{2}$<\/tex><\/ref_formula> 256 kb dual- <ref_formula> <tex notation=\"tex\">${\\rm v}_{\\rm cc}$<\/tex><\/ref_formula> sram building block in 65 nm cmos","author":"khellah","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827796"},{"key":"ref42","first-page":"330","article-title":"a high-density subthreshold sram with data-independent bitline leakage and virtual ground replica scheme","author":"kim","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373424"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.2"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705286"},{"key":"ref44","first-page":"332","article-title":"a sub-200 mv 6t sram in 0.13 um cmos","author":"zhai","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903072"},{"key":"ref43","first-page":"382","article-title":"A single-power-supply 0.7 V 1 GHz 45 nm SRAM with an asymmetrical unit-&#x00DF;-ratio memory Cell","author":"kawasumi","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5482512\/05482526.pdf?arnumber=5482526","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:52Z","timestamp":1633913032000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5482526\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":48,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2048496","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,6]]}}}