{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,22]],"date-time":"2026-03-22T06:22:59Z","timestamp":1774160579193,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/jssc.2010.2048730","type":"journal-article","created":{"date-parts":[[2010,6,15]],"date-time":"2010-06-15T18:13:07Z","timestamp":1276625587000},"page":"1220-1233","source":"Crossref","is-referenced-by-count":51,"title":["Energy-Efficient Design Methodologies: High-Performance VLSI Adders"],"prefix":"10.1109","volume":"45","author":[{"given":"Bart R.","family":"Zeydel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dursun","family":"Baran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vojin G.","family":"Oklobdzija","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","year":"2007","journal-title":"Predictive Technology Model (PTM) Website"},{"key":"ref32","year":"0","journal-title":"ITRS (International Technology Roadmap for Semiconductors)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351611"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5236041"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2007.31"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1987.6158699"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762825"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015063"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863760"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848819"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0585"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831796"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.26"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.2261"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207688"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.252.0156"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRETELC.1962.5407919"},{"key":"ref29","first-page":"177","article-title":"managing wire scaling: a circuit perspective","author":"ho","year":"2003","journal-title":"Proc IEEE Interconnect Technology Conf 2003"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219274"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1985.6158969"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/321264.321279"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref1","first-page":"3","article-title":"a logic for high-speed addition","volume":"591","author":"weinberger","year":"1958","journal-title":"Nat Bur Stand Circ"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.19"},{"key":"ref22","first-page":"362","article-title":"a sub-nanosecond 0.5 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu$<\/tex><\/formula>m 64-b adder design","author":"naffziger","year":"1996","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref21","first-page":"192","article-title":"470 ps 64-bit parallel binary adder","author":"park","year":"2000","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0027"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010795"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-34047-0"},{"key":"ref25","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5482512\/05482517.pdf?arnumber=5482517","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:55Z","timestamp":1633913035000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5482517\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":34,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2048730","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,6]]}}}