{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T03:33:41Z","timestamp":1649216021793},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/jssc.2010.2060279","type":"journal-article","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T18:01:01Z","timestamp":1285783261000},"page":"2142-2155","source":"Crossref","is-referenced-by-count":6,"title":["Noise-Immune Embedded NAND-ROM Using a Dynamic Split Source-Line Scheme for VDDmin and Speed Improvements"],"prefix":"10.1109","volume":"45","author":[{"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[]},{"given":"Shu-Meng","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Chih-Wei","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Chih-Chyuang","family":"Chiang","sequence":"additional","affiliation":[]},{"given":"Pi-Feng","family":"Chiu","sequence":"additional","affiliation":[]},{"given":"Ku-Feng","family":"Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007152"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1998.646654"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.280706"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.910490"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/4.16297"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.760379"},{"key":"ref37","first-page":"370","article-title":"a high-performance rom compiler for 0.50 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu$<\/tex> <\/formula>m and 0.36 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu$<\/tex> <\/formula>m cmos technologies","author":"barry","year":"1995","journal-title":"Proc IEEE Int ASIC Conf and Exhibit"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433914"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.873640"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837967"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.328638"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888299"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818143"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.924859"},{"key":"ref1","first-page":"120","article-title":"0.18 <formula formulatype=\"inline\"> <tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/formula> modular triple self-aligned embedded split-gate flash memory","author":"mih","year":"2000","journal-title":"Symp VLSI Technology Dig Tech Papers"},{"key":"ref20","first-page":"2592","article-title":"a 256 kb subthreshold sram in 65 nm cmos","author":"calhoun","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050736"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117866"},{"key":"ref24","first-page":"423","article-title":"robust ultra-low voltage rom design","author":"seo","year":"2008","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051802"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.953480"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373427"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2034380"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034414"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688077"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/4.726553"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"},{"key":"ref52","year":"2006","journal-title":"Synchronous VIA1 ROM Compiler (UMC 90 nm Generic Logic Process)"},{"key":"ref10","first-page":"30","article-title":"a 1.25 <formula formulatype=\"inline\"> <tex notation=\"tex\">$\\mu{\\hbox {m}}^{2}$<\/tex><\/formula> cell 32 kb electrical fuse memory in 32 nm cmos with 700 mv vddmin and parallel\/serial interface","author":"chung","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1999.797248"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007154"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862343"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006794"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688044"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839787"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850895"},{"key":"ref18","article-title":"ultra-low-voltage circuit design forum","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref19","first-page":"332","article-title":"a sub-200 mv 6 t sram in 0.13 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/formula> cmos","author":"zhai","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","first-page":"239","article-title":"three-transistor antifuse otp rom array using standard cmos process","author":"kim","year":"2003","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013763"},{"key":"ref6","first-page":"13","article-title":"embedded otp fuse in cmos logic process","author":"lin","year":"2005","journal-title":"Proc IEEE Int Workshop on Memory Technology Design and Testing (MTDT)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2018169"},{"key":"ref8","first-page":"406","article-title":"a commercial field-programmable dense efuse array memory with 99.999% sense yield for 45 nm soi cmos","author":"uhlmann","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref49","year":"2006","journal-title":"Array structure of two-transistor cells with merged floating gates for byte erase and re-write if disturbed algorithm"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/.2006.1629479"},{"key":"ref9","first-page":"28","article-title":"high-density 3-d metal-fuse prom featuring 1.37 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu{\\hbox {m}}^{2}$<\/tex><\/formula> 1t1r bit cell in 32 nm high-<formula formulatype=\"inline\"> <tex notation=\"tex\">${\\rm k}$<\/tex><\/formula> metal-gate cmos technology","author":"kulkarni","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006437"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859027"},{"key":"ref48","year":"2001","journal-title":"Flash memory with overerase protection"},{"key":"ref47","first-page":"995","article-title":"0.13 <formula formulatype=\"inline\"> <tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/formula> monos single transistor memory cell with separated source lines","author":"fujiwara","year":"1998","journal-title":"Int Electron Devices Meeting (IEDM)"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/4.881211"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/4.604078"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.840985"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/4.871317"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5584926\/05584963.pdf?arnumber=5584963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:12Z","timestamp":1633913052000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5584963\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":55,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2060279","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,10]]}}}